EPM9560GC280-20 vs EPM9320GC280-20 비교

다음의 상세 나란히 비교: EPM9560GC280-20 제조: Altera 및 EPM9320GC280-20 제조: Altera. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EPM9560GC280-20 EPM9320GC280-20
브랜드 Altera Altera
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 Obsolete Obsolete
재고 상태 In Stock In Stock
단가 (USD) $360.00 $67.00
Family MAX 9000 MAX 9000
Device Type CPLD (Complex Programmable Logic Device) CPLD (Complex Programmable Logic Device)
Usable Gates 12,000 6000 (approx.)
Macrocells 560 320
Maximum User I/O 212 —
Pin-to-Pin Delay 20 ns (speed grade -20) —
Counter Frequency (max) 100 MHz —
Supply Voltage (VCCINT) 4.75 V to 5.25 V (5.0 V nominal) —
I/O Voltage 3.3 V or 5.0 V configurable —
Process Technology CMOS EEPROM —
패키지 280-pin CPGA (Ceramic Pin Grid Array) 280-pin Ceramic Pin Grid Array (CPGA)
동작 온도 [DATA_NEEDED: commercial/industrial/military grade] [DATA_NEEDED: operating temperature grade]
In-System Programming Yes, via IEEE 1149.1 JTAG —
실장 유형 Through-Hole (CPGA socket) Through-Hole (PGA socket)
RoHS 상태 [DATA_NEEDED: CPGA package historically contains Pb; likely non-compliant] unknown
Logic Array Blocks (LABs) — 20 (16 macrocells each, typical for MAX 9000)
Maximum Operating Frequency — 100 MHz (internal counter)
Propagation Delay (tpd) — 23 ns (approx., -20 speed grade)
Supply Voltage (VCC) — 4.75 V to 5.25 V (5 V nominal)
Technology — CMOS EEPROM
In-System Programmability — Yes (5.0-V ISP via JTAG)
JTAG Support — IEEE Std. 1149.1 compliant
Configuration Memory — EEPROM (non-volatile, instant-on)

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청