DS90C031BTM - 155.5 Mbps Quad LVDS Driver | Texas Instruments
料号： DS90C031BTM ✓ 量产中DS90C031BTM 概述
An LVDS line driver is a high-speed interface IC that converts single-ended CMOS or TTL logic into a balanced differential signal. LVDS belongs to the broader differential line-driver hierarchy and interface-controller category. Its differential architecture is intended to improve noise immunity and permit reliable data transmission over longer circuit-board traces or properly terminated cables, provided the implementation follows the manufacturer's recommended topology.
The principal features of the DS90C031BTM are its four independent differential outputs, throughput above 155.5 Mbps, and 350 mV differential output signaling. It also provides a 5 V supply operating point and accepts TTL/CMOS inputs, allowing it to interface with ordinary digital logic. Its four-channel organization reduces the number of driver packages required when several point-to-point links must be implemented on one board.
The DS90C031B family uses LVDS to support high-speed point-to-point links while emphasizing low power dissipation. Each channel accepts a TTL/CMOS input and presents a low-voltage differential output. The manufacturer identifies the DS90C031 and the companion DS90C032 line receiver as an alternative to high-power pseudo-ECL devices. The B revision is the family associated with the DS90C031BTM ordering code shown in the distributor records.
Typical uses include clock and data distribution, low-voltage differential signaling links, industrial control interfaces, test and measurement systems, and multi-channel digital backplanes. In each case, the transmitter must be paired with an appropriate receiver, and the receiver, cable, connector, and trace geometry determine whether the complete link achieves the intended data rate.
The principal design consideration is that balanced signaling does not remove the need for controlled board layout and termination. Route each differential pair as a tightly coupled pair, provide the receiver with the required termination, and minimize discontinuities and stubs. Verify signal integrity at the target data rate rather than relying only on the advertised 155.5 Mbps capability.
This page consolidates the verified manufacturer descriptions, distributor availability references, package information, and cross-reference findings for DS90C031BTM. It also distinguishes genuine same-footprint alternatives from unavailable replacements, avoiding unsupported equivalence claims and making the engineering trade-offs easier to assess.
直接替换替代料： DS90C031BTM ——相同封装，引脚兼容。需要 PCB 改动的不同封装料号已排除。
本系列中的变体
可与以下型号直接替换的同系列型号： DS90C031BTM （相同外形与封装尺寸） ——差异在于 Maximum Data Rate, Device Type, Differential Output Voltage, Interface Standard, Maximum Clock Frequency.
DS90C031BTM/NOPB
✅ 直接替换📋 参考替代料（不在目录中）
DS90C031TM
✅ 直接替换联系询价
查看数据手册 →DS90C031BTM 规格参数
| Product Type | Quad CMOS differential line driver |
| Number of Transmitters | 4 channels |
| Number of Receivers | 0 channels |
| Maximum Data Rate | In excess of 155.5 Mbps |
| 最大时钟频率 | In excess of 77.7 MHz |
| Signaling Standard | Low Voltage Differential Signaling (LVDS) |
| Differential Output Voltage | 350 mV |
| Input Logic Levels | TTL/CMOS |
| 电源电压 | 5 V |
| 封装 | 16-pin narrow SOIC |
| 安装类型 | Surface mount |
DS90C031BTM 16-pin narrow soic 引脚配置指南
DS90C031BTM（16-pin narrow soic 封装）的引脚配置。 引脚编号、功能和连接图在制造商数据手册中定义。请参阅该手册以了解确切的封装尺寸和焊接指南。
暂无详细引脚数据： DS90C031BTM.
请参阅 数据手册 以查看完整引脚配置。
典型应用
DS90C031BTM 适用于 6 应用s: High-Speed Clock Distribution, Point-to-Point Data Links, Industrial Control Data Interconnect, Test and Measurement Instrumentation, LVDS Backplane Communication, Synchronized Digital Subsystems.
High-Speed Clock Distribution
The DS90C031BTM is appropriate for distributing a high-frequency clock across a board when the destination devices use LVDS inputs. Its four differential transmitters support operation above 77.7 MHz, while the 350 mV differential output provides a low-voltage signal suitable for balanced routing. Each channel accepts TTL/CMOS, allowing ordinary digital sources to drive the transmitter inputs. The device does not regenerate or retime the clock, so rise time, jitter, channel skew, and source-device limitations remain part of the complete clocking budget. Differential traces should remain closely coupled, and the receiving device must provide the appropriate termination. The manufacturer-described DS90C031B family is therefore best viewed as a multi-channel clock transmitter, not as a complete clock-tree solution.
推荐
Point-to-Point Data Links
The DS90C031BTM fits board-to-board or backplane point-to-point links that require a low-power differential transmitter. It converts four TTL/CMOS channels into four 350 mV LVDS outputs and supports rates above 155.5 Mbps. This allows several related links to share one interface package while maintaining a common electrical signaling scheme. The transmitter alone does not guarantee link performance: connector loss, cable length, receiver thresholds, termination, and trace impedance determine the usable bandwidth. For reliable deployment, characterize the complete channel with the intended receiver rather than evaluating the driver in isolation. DS90C032 and DS90C032B are the natural companion receivers identified in the verified manufacturer material.
推荐
Industrial Control Data Interconnect
DS90C031BTM can be used in industrial control equipment when a controller must transfer several related signals to a remote data-acquisition or motion-control section. The four-channel arrangement reduces the package count compared with discrete single-channel drivers, while LVDS provides a balanced signal better suited to electrically coupled board-level links than ordinary single-ended routing. Its 155.5 Mbps capability gives designers substantial margin for command, status, or synchronized data streams. Industrial implementation still requires attention to ground continuity, cable or connector behavior, and electromagnetic compatibility. The verified data does not provide an industrial temperature grade, isolation rating, or reinforced-creepage specification, so those requirements must be confirmed from the full manufacturer documentation before deployment.
推荐
Test and Measurement Instrumentation
The DS90C031BTM is suitable for high-speed data transfer between instrument logic, daughterboards, and external test fixtures that use LVDS. Four outputs allow a measurement system to send clocks, triggers, or coordinated digital commands over balanced connections. Operation above 77.7 MHz and data rates above 155.5 Mbps supports contemporary automated test architectures, provided the receiver and interconnect are designed for the selected rate. Signal-integrity verification is essential because fast edge rates can reveal reflections, impedance discontinuities, connector transitions, and skew that are invisible at lower frequencies. The transmitter is especially useful when reducing the number of driver packages on a crowded instrument mainboard. Its companion role is fulfilled by DS90C032 or DS90C032B receiver devices.
推荐
LVDS Backplane Communication
The DS90C031BTM can drive several LVDS channels from one backplane controller, making it relevant to multi-board systems that require balanced, high-speed signaling. Its four differential outputs support more than 155.5 Mbps and translate standard TTL/CMOS logic into 350 mV LVDS pairs. In a backplane, the major engineering constraints are trace impedance, pair-to-pair skew, connector loss, and the receiver's common-mode range. The component does not contain transmit pre-emphasis or receive equalization, so long or lossy channels may require system-level mitigation. Keep each differential pair continuous and tightly coupled, avoid layer transitions and stubs, and use receiver termination recommended by the companion DS90C032 family. Validate the complete channel at production corner conditions.
推荐
Synchronized Digital Subsystems
The DS90C031BTM can support synchronized communication between two digital subsystems when several data or control paths must cross a noisy internal boundary. Driving four channels from a single package simplifies channel organization and helps maintain a common interface technology. The 155.5 Mbps data-rate capability and 77.7 MHz clock-rate support provide suitable headroom for transferred data, but they do not guarantee inter-channel skew limits or receiver equalization. Designers should evaluate source timing, output enable behavior, trace length matching, and the receiving device's tolerance to the full LVDS waveform. The transmitter's 5 V operating point and TTL/CMOS input compatibility simplify connection to conventional digital logic. DS90C032 and DS90C032B provide the corresponding receiver functions for a complete four-channel link.
推荐
推荐产品汇总
工程参考数据： DS90C031BTM ——对比、设计指导和合规信息。
选型指南
与替代料对比
| 参数 | 本产品 | DS90C031BTM/NOPB | DS90C031TM |
|---|---|---|---|
| Package | 16-pin narrow SOIC | 16-pin narrow SOIC | 16-pin narrow SOIC |
| Brand | Texas Instruments | Texas Instruments | Texas Instruments |
| Function | Quad CMOS differential line driver | Quad CMOS differential line driver | LVDS driver |
| Number of Transmitters | 4 channels | 4 channels | 4 channels |
| Number of Receivers | 0 channels | 0 channels | 0 channels |
| Signaling Rate | 155.5 Mbps | 155.5 Mbps | 155.5 Mbps |
| Supply Voltage | 5 V | 5 V | 5 V |
| Input Logic Levels | TTL/CMOS | TTL/CMOS | TTL/CMOS |
| Differential Output Voltage | 350 mV | 350 mV | 350 mV |
关键差异点
- Four differential transmitters in one package （对比 Single-channel LVDS driver families)
- High verified signaling rate （对比 Lower-rate CMOS line drivers)
- Directly supported same-package ordering alternative （对比 DS90C031BTM/NOPB)
设计说明
Route each LVDS output as a tightly coupled differential pair with continuous reference to a solid ground plane. Avoid stubs, test pads, excessive vias, and changes in layer or reference-plane geometry beneath the pair. Match the differential impedance specified by the board and complete channel design, and keep unrelated switching or return-current paths away from the pair to reduce differential and common-mode noise pickup.
Treat the DS90C031BTM as one element of a complete signal path rather than as a standalone 155.5 Mbps interface. Verify source edge rate, receiver thresholds, trace loss, connector behavior, cable length, and termination with the intended DS90C032-class receiver. A supported data rate does not guarantee adequate eye opening on an arbitrary PCB or cable assembly, particularly when the complete link includes connectors and unequal routing.
Provide a stable 5 V supply and decouple the device close to its power pins according to the manufacturer datasheet. Keep supply and return paths short, use a low-impedance ground reference, and avoid sharing narrow supply connections with unrelated switching loads. The verified data establishes a 5 V operating point but does not supply the required capacitance values or current limits, so those values must be taken directly from the datasheet rather than guessed.
Do not treat the DS90C031BTM as a transceiver or receiver. It contains four transmitters and no receivers, so each link requires a separate receiving device such as the manufacturer-described DS90C032 family. Also do not infer that a similarly named LVDS part is a drop-in replacement: channel count, pin names, supply requirements, enable logic, and output timing must be compared against the manufacturer pinout before substitution.
合规信息
The supplied verified records identify the device, family, package, signaling technology, and basic electrical functions but do not provide explicit RoHS, REACH, AEC-Q100, lead-free, halogen-free, or conflict-minerals declarations. These fields therefore remain unknown rather than being inferred from the manufacturer name or ordering code.
