CDK8307CILP64 vs CDK8307AILP64 Comparison

Detailed side-by-side comparison of CDK8307CILP64 by MaxLinear and CDK8307AILP64 by MaxLinear. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter CDK8307CILP64 CDK8307AILP64
Brand MaxLinear MaxLinear
Category ADC/DAC ADC/DAC
Lifecycle Status Active Active
Stock Status In Stock In Stock
Unit Price (USD) $11.95 $18.45
Resolution 12/13-bit (selectable) 12/13-bit (selectable)
Sample Rate 65 MSPS maximum (20/40/50/65 MSPS grades) —
Number of Channels 8 (simultaneous sampling) 8 (simultaneous sampling)
Digital Output Interface Serial LVDS —
Input Type Differential analog inputs —
Reference Internal (integrated bandgap) Internal reference (integrated)
Control Interface SPI-compatible serial Serial programming interface (SPI-style)
Package 64-pin LQFP (LP64) 64-pin QFN (ILP64)
Architecture Proprietary pipeline ADC Pipelined ADC with proprietary core
Power Profile Ultra-low power (per-channel) —
Operating Temperature Range [DATA_NEEDED: operating temperature range] [DATA_NEEDED: temperature range]
Supply Voltage (AVDD) [DATA_NEEDED: AVDD nominal] —
Supply Voltage (DRVDD/LVDS) [DATA_NEEDED: DRVDD nominal] —
ENOB [DATA_NEEDED: effective number of bits] —
SNR [DATA_NEEDED: signal-to-noise ratio] —
SFDR [DATA_NEEDED: spurious-free dynamic range] —
RoHS Status Compliant (per MaxLinear product page) Compliant
Mounting Type Surface Mount Surface Mount
Sample Rate Range — 20 / 40 / 50 / 65 / 80 MSPS
Output Interface — Serial LVDS
Supply Voltage — [DATA_NEEDED: supply voltage]
Power Dissipation (Typ) — Ultra-low power (per-channel shutdown)
Shutdown Modes — Per-channel + full-chip idle (via external pin)
FPGA Compatibility — Designed to interface with major FPGA vendors
Original Brand — Cadeka / Exar (now MaxLinear)

Datasheets & Resources

Browse All Products Create BOM Request Quote