EP20K100EFC324-2X vs EP20K100EFC324-1N Comparison

Detailed side-by-side comparison of EP20K100EFC324-2X by Intel and EP20K100EFC324-1N by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP20K100EFC324-2X EP20K100EFC324-1N
Brand Intel Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Nrnd Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $99.50 $108.00
Family APEX 20KE APEX-20KE
Device Type SPLD / FPGA (Field Programmable Gate Array) FPGA (Field Programmable Gate Array)
System Gates 100,000 gates β€”
Logic Elements / Cells 4,160 β€”
Total RAM Bits 53,248 bits β€”
LABs / CLBs 416 β€”
Maximum User I/Os 246 β€”
Number of I/O Banks 8 (per APEX 20KE family) β€”
Propagation Delay 1.6 ns 1.6 ns
Internal Operating Frequency Up to 250 MHz 250 MHz
Core Supply Voltage (VCCINT) 1.8 V β€”
I/O Supply Voltage (VCCIO) MultiVolt: 1.8 V / 2.5 V / 3.3 V β€”
Process Technology 0.22 Β΅m CMOS (all-layer copper metal) 0.15 Β΅m all-layer copper CMOS
Speed Grade -2X β€”
Package 324-ball FBGA (FineLine BGA), 19x19 mm, 1.27 mm pitch 324-BGA (FineLine BGA)
Mounting Type Surface Mount β€”
Operating Temperature 0 Β°C to 85 Β°C (Commercial) 0 C to 85 C
Programming Interface IEEE 1149.1 JTAG β€”
Configuration Modes Passive Serial, Passive Parallel, JTAG, Altera configuration EPROM β€”
RoHS Status [DATA_NEEDED: confirm against lot-specific documentation] β€”
Logic Elements (LEs) β€” 4160
Typical Gates β€” 100,000
Maximum User I/O β€” 246
Embedded System Blocks (ESBs) β€” 53248 bits
Core Voltage β€” 1.8 V
I/O Standard Support β€” LVDS, SSTL, HSTL, LVTTL, LVCMOS
JTAG Support β€” IEEE 1149.1 boundary-scan
Programming Technology β€” SRAM-based (volatile, requires configuration device)
MultiVolt I/O β€” 1.8 V core with 3.3 V / 5.0 V I/O support

Datasheets & Resources

Browse All Products Create BOM Request Quote