EP2A25F672C7 vs EP2A25F672I6 Comparison

Detailed side-by-side comparison of EP2A25F672C7 by Altera and EP2A25F672I6 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP2A25F672C7 EP2A25F672I6
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Nrnd Nrnd
Stock Status In Stock In Stock
Unit Price (USD) $118.00 $178.00
Product Family APEX II β€”
Logic Elements 25,000 β€”
Maximum System Gates 1,650,000 β€”
Maximum RAM Bits 422,976 β€”
User I/O Count 492 β€”
Package 672-ball FCBGA (FineLine BGA) 672-ball FineLine BGA (FBGA-672)
Process Technology 0.15-um all-layer copper, up to 8 metal layers 0.18 Β΅m CMOS
Supply Voltage (Core) 1.5 V β€”
LVDS Data Rate 1 Gbps per channel (True-LVDS) β€”
I/O Standards Supported LVDS, LVPECL, PCML, HyperTransport β€”
Operating Temperature 0C to +85C (Commercial) β€”
Speed Grade -7 6
Configuration Mode Passive Serial, Passive Parallel, JTAG β€”
RoHS Status [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS compliance status]
Embedded System Blocks (ESB) Yes - RAM, ROM, CAM, multiplier support β€”
Family β€” APEX II
Logic Elements (typical gates) β€” 25,000
Fabric Architecture β€” SRAM-based LUT
Core Voltage β€” 1.5 V
Configuration Method β€” External SRAM configuration device (EPC series)
Temperature Grade β€” Industrial (-40 Β°C to +100 Β°C ambient)
Embedded Memory β€” Embedded System Blocks (ESB), dual-port RAM / CAM
DSP Blocks β€” MultiCore dedicated multipliers
Boundary Scan β€” JTAG (IEEE 1149.1) compliant
Clock Management β€” Dedicated PLL / clock tree circuitry
I/O Bank Count β€” [DATA_NEEDED: number of user I/O banks]
Lead-Free β€” [DATA_NEEDED: lead-free status]
MSL Level β€” [DATA_NEEDED: moisture sensitivity level]
Mounting Type β€” Surface Mount (BGA)

Datasheets & Resources

Browse All Products Create BOM Request Quote