EP610PC-20T vs EP610PC-25T Comparison

Detailed side-by-side comparison of EP610PC-20T by Intel and EP610PC-25T by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP610PC-20T EP610PC-25T
Brand Intel Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status NRND Last Time Buy
Family Classic EPLD —
Logic Elements / Macrocells 16 macrocells —
Usable Gates 300 gates —
Propagation Delay (tPD) 20 ns 25 ns (speed grade 25)
Maximum Frequency (fMAX) 62.5 MHz —
Pipelined Data Rate up to 100 MHz up to 100 MHz
Supply Voltage (VCC) 5 V 5 V
Number of Dedicated Inputs 16 —
Number of I/O Pins 16 —
Programmable Output Enable Yes (per macrocell) —
Package 24-pin PDIP (Plastic DIP) PDIP-24 (Plastic DIP, 24-pin, 0.300 in row spacing)
Mounting Type Through-Hole Through-hole
Operating Temperature 0C to +70C (Commercial) 0 °C to +70 °C (commercial)
Programming Technology UV-erasable EPROM, CMOS —
Development Tool MAX+PLUS II —
RoHS Status unknown [DATA_NEEDED: RoHS status]
Manufacturer — Intel (formerly Altera)
Distributor / Stocking Source — Rochester Electronics, LLC
Device Family — Altera Classic EPLD - EP610
Device Type — Erasable Programmable Logic Device (EPLD, OTP for plastic package)
Logic Capacity — 300 usable gates
Macro Cells — 16
Registers — 16
User I/Os — 16
Maximum Toggle Frequency — [DATA_NEEDED: max fmax]
Process Technology — ECMOS (CMOS, EPROM-based)
Pinout Compatibility — Pin-compatible with EP610DC-25 (CERDIP-24, windowed)
Programming Method — OTP (one-time programmable) via Altera programming hardware
Shipping Form (T suffix) — Tube

Datasheets & Resources

Browse All Products Create BOM Request Quote