EPC16C100T vs EPC16QC100II Comparison

Detailed side-by-side comparison of EPC16C100T by Intel and EPC16QC100II by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPC16C100T EPC16QC100II
Brand Intel Altera
Category FPGA & CPLD Memory ICs
Lifecycle Status Nrnd Nrnd
Stock Status In Stock In Stock
Unit Price (USD) $16.20 $10.75
Memory Size 16 Mb β€”
Device Type Enhanced Configuration Device β€”
Supported FPGAs Stratix, Cyclone, APEX, Mercury (LUT-based) β€”
Configuration Schemes PS, PPS, FPP, PPA, JTAG β€”
Interface Serial / Parallel / JTAG (IEEE 1149.1) β€”
Core Voltage 3.3 V β€”
I/O Voltage 1.8 V to 3.3 V β€”
Programmability In-system via JTAG In-System Programmable via IEEE 1149.1 (JTAG)
Package 100-pin PQFP 100-pin PQFP (Plastic Quad Flat Pack)
Lead Pitch 0.65 mm β€”
Mounting Type Surface Mount β€”
Compression Support Yes (Stratix / Stratix II) Yes (reduces on-PROM footprint vs uncompressed bitstream)
Multi-Device Configuration Yes (daisy chain) β€”
Remote Update Yes β€”
Operating Temperature -40C to +85C (industrial) -40C to +85C (Industrial)
Memory Type β€” FPGA Configuration PROM (Flash-based)
Memory Density β€” 16 Mbit
Supported FPGA Families β€” APEX II, APEX 20K, Mercury, ACEX 1K, FLEX 10K, FLEX 8000, Cyclone
Configuration Mode β€” FPP / PSA (Fast Passive Parallel / Passive Serial Asynchronous)
Cascade Support β€” Yes (multi-PROM cascading supported)
Core Supply Voltage β€” 3.3 V
I/O Tolerance β€” 5 V tolerant configuration pins
Package Dimensions β€” 20 mm x 14 mm, 0.5 mm pitch
Lead Finish β€” Matte Tin (lead-free)
MSL Level β€” 3 (per JEDEC J-STD-020)
RoHS Status β€” Compliant
Configuration Pins β€” DCLK, DATA[0..n], nCONFIG, nSTATUS, CONF_DONE, OE

Datasheets & Resources

Browse All Products Create BOM Request Quote