EPM5032DI-25 vs EPM5032DC-20 Comparison

Detailed side-by-side comparison of EPM5032DI-25 by Altera and EPM5032DC-20 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM5032DI-25 EPM5032DC-20
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status NRND Obsolete
Family MAX 5000 —
Device Type UV-erasable Programmable Logic Device (PLD) CPLD (Complex Programmable Logic Device)
Architecture PAL-type, CMOS, AND-OR sum-of-products —
Macrocells 32 32
Product Terms 320 —
Logic Gates [DATA_NEEDED: equivalent gate count] —
Dedicated Inputs 7 —
Bidirectional I/O Pins 16 —
Total Array Inputs 24 —
Registered Outputs 16 —
Global Clocks 1 —
Propagation Delay (tPD) 25 ns —
Maximum Clock Frequency (fMAX) 62.5 MHz —
Supply Voltage 5 V —
Process Technology CMOS —
Package Ceramic DIP, windowed (UV-erasable) 20-pin DIP (Windowed Ceramic, 0.3" wide)
Pin Count [DATA_NEEDED: exact pin count - 24 or 28] —
Operating Temperature 0C to +70C (commercial) [DATA_NEEDED: commercial/industrial/military grade]
I/O Standard TTL-compatible —
Programmability UV-erasable, EPROM-based —
Development Tool MAX+PLUS II / A+PLUS —
RoHS Status [DATA_NEEDED: likely non-compliant due to ceramic DIP] Compliant (per IC-Components listing)
Lifecycle Not Recommended for New Designs (NRND) —
Product Family — MAX 5000
Programmable Technology — UV-Erasable / OTP EPROM
Usable Gates — 600
Maximum Frequency (fCNT) — 71.4 MHz
Pin-to-Pin Delay (tPD) — 20 ns
Speed Grade — -20
Supply Voltage (VCC) — 5 V
Mounting Type — Through-Hole
Logic Blocks — 4 Logic Array Blocks (LABs)
I/O Pins — [DATA_NEEDED: I/O pin count for DIP-20 variant]
Lead Free — [DATA_NEEDED: confirmed lead-free]
Manufacturer — Altera (now Intel Programmable Solutions Group)
Programming Method — Altera MAX+PLUS II / Quartus (legacy support)

Datasheets & Resources

Browse All Products Create BOM Request Quote