EPM5032DI-25 vs EPM5032DC-20 비교

다음의 상세 나란히 비교: EPM5032DI-25 제조: Altera 및 EPM5032DC-20 제조: Intel. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EPM5032DI-25 EPM5032DC-20
브랜드 Altera Intel
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 NRND Obsolete
재고 상태 In Stock In Stock
단가 (USD) $18.20 $5.05
Family MAX 5000 —
Device Type UV-erasable Programmable Logic Device (PLD) CPLD (Complex Programmable Logic Device)
Architecture PAL-type, CMOS, AND-OR sum-of-products —
Macrocells 32 32
Product Terms 320 —
Logic Gates [DATA_NEEDED: equivalent gate count] —
Dedicated Inputs 7 —
Bidirectional I/O Pins 16 —
Total Array Inputs 24 —
Registered Outputs 16 —
Global Clocks 1 —
Propagation Delay (tPD) 25 ns —
Maximum Clock Frequency (fMAX) 62.5 MHz —
공급 전압 5 V —
Process Technology CMOS —
패키지 Ceramic DIP, windowed (UV-erasable) 20-pin DIP (Windowed Ceramic, 0.3" wide)
핀 수 [DATA_NEEDED: exact pin count - 24 or 28] —
동작 온도 0C to +70C (commercial) [DATA_NEEDED: commercial/industrial/military grade]
I/O Standard TTL-compatible —
Programmability UV-erasable, EPROM-based —
Development Tool MAX+PLUS II / A+PLUS —
RoHS 상태 [DATA_NEEDED: likely non-compliant due to ceramic DIP] Compliant (per IC-Components listing)
Lifecycle Not Recommended for New Designs (NRND) —
Product Family — MAX 5000
Programmable Technology — UV-Erasable / OTP EPROM
Usable Gates — 600
Maximum Frequency (fCNT) — 71.4 MHz
Pin-to-Pin Delay (tPD) — 20 ns
Speed Grade — -20
Supply Voltage (VCC) — 5 V
실장 유형 — Through-Hole
Logic Blocks — 4 Logic Array Blocks (LABs)
I/O Pins — [DATA_NEEDED: I/O pin count for DIP-20 variant]
Lead Free — [DATA_NEEDED: confirmed lead-free]
Manufacturer — Altera (now Intel Programmable Solutions Group)
Programming Method — Altera MAX+PLUS II / Quartus (legacy support)

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청