EPM5192AJC84-15 vs EPM5192AGC84-15 Comparison
Detailed side-by-side comparison of EPM5192AJC84-15 by Altera and EPM5192AGC84-15 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Altera
EPM5192AJC84-15 - MAX 5000 CPLD, 192 Macrocells, 84-pin PLCC | Altera
EPM5192AJC84-15 Obsolete
Specification Comparison
| Parameter | EPM5192AJC84-15 | EPM5192AGC84-15 |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $18.95 | $42.00 |
| Family | MAX 5000 | MAX 5000 |
| Device Type | EPLD (Erasable Programmable Logic Device) | UV-Erasable/OTP Complex PLD |
| Macrocells | 192 | 192 |
| Propagation Delay (tpd) | 15 ns | β |
| Maximum Clock Frequency (fMAX) | 83.3 MHz | β |
| Supply Voltage (VCC) | 5 V (single supply) | 4.5 V to 5.5 V |
| Technology | CMOS, UV-erasable EPROM | β |
| Package | 84-pin PLCC (J84C) windowed ceramic | 84-pin Ceramic PGA (Pin Grid Array) |
| Mounting Type | Surface Mount | Through-Hole |
| Operating Temperature | [DATA_NEEDED: commercial/industrial/military grade] | Commercial (0C to +70C) - [DATA_NEEDED: military/industrial temp grade range] |
| Programming Method | UV-erase + EPROM programming (windowed package) | β |
| Logic Blocks | 16 Logic Array Blocks (LABs) | β |
| I/O Pins | [DATA_NEEDED: user I/O count] | β |
| RoHS Status | Non-compliant (contains Pb, ceramic windowed package) | [DATA_NEEDED: not declared in web data; ceramic PGA with UV window typically non-RoHS] |
| Process Technology | CMOS EPROM | CMOS |
| Logic Array Blocks (LABs) | β | 12 |
| User I/O Pins | β | 64 |
| Dedicated Inputs | β | 7 |
| Propagation Delay (tPD) | β | 15 ns |
| Maximum Internal Clock Frequency | β | 83.3 MHz |
| Programmable Element | β | UV-Erasable EPROM cell |