EPM7128SQC100-7N vs EPM7128SQC100-7 Comparison

Detailed side-by-side comparison of EPM7128SQC100-7N by Intel and EPM7128SQC100-7 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM7128SQC100-7N EPM7128SQC100-7
Brand Intel Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Family MAX 7000S MAX 7000S
Device Type CPLD - Complex Programmable Logic Device —
Program Memory Type EEPROM —
Number of Macrocells 128 —
Number of Logic Array Blocks 8 —
Number of Global Clocks 2 —
Product Terms per Macrocell 32 —
Usable Gates 2,500 2,500
System Gates 5,000 (max) —
Maximum User I/Os 84 —
Pin-to-Pin Delay (tPD) 7.5 ns —
Counter Speed 175.4 MHz —
In-System Programmability Yes (IEEE 1149.1 JTAG) —
Operating Voltage (Core) 5.0 V —
I/O Standard Support multiVolt (2.5V, 3.3V, 5.0V) —
Package 100-pin PQFP (QFP-100) 100-pin PQFP (Plastic Quad Flat Pack)
Operating Temperature 0C to +70C (commercial) [DATA_NEEDED: operating temperature range]
RoHS Status Compliant (lead-free 'N' suffix) Non-RoHS (legacy SnPb package)
Process Technology 0.30 µm CMOS EEPROM —
Security Bit Programmable (one per device) —
Product Type — CPLD - Complex Programmable Logic Device
Macro Cells — 128
User I/Os — 84
Logic Elements / LABs — 4 Logic Array Blocks (LABs)
Propagation Delay (tPD) — 7.5 ns
Maximum Internal Frequency — 125 MHz
Supply Voltage (VCCINT/VCCIO) — 5.0 V
Technology — CMOS, EEPROM-based, non-volatile
Programming Interface — JTAG (IEEE Std 1149.1), in-system programmable
Mounting Type — Surface Mount

Datasheets & Resources

Browse All Products Create BOM Request Quote