EPF10K200SRC240-2X vs EPF10K200SRC240-3N Vergleich

Detaillierter Direktvergleich von EPF10K200SRC240-2X von Altera und EPF10K200SRC240-3N von Intel. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.

Altera
EPF10K200SRC240-2X EPF10K200SRC240-2X - FLEX 10K 200K Gates 9984 Cells FPGA | Altera

EPF10K200SRC240-2X - FLEX 10K 200K Gates 9984 Cells FPGA | Altera

EPF10K200SRC240-2X ⚠ Letzte Bestellmöglichkeit

Spezifikationsvergleich

Parameter EPF10K200SRC240-2X EPF10K200SRC240-3N
Marke Altera Intel
Kategorie FPGA & CPLD FPGA & CPLD
Lebenszyklusstatus Letzte Kaufgelegenheit Obsolete
Lagerstatus In Stock In Stock
Stückpreis (USD) $70,05 $162,00
Series FLEX 10KS —
Family FLEX 10KE FLEX 10KE
Logic Cells 9984 —
Logic Array Blocks (LABs) 1248 1,248
Equivalent Gates 200,000 —
Embedded RAM (approx.) 98 Kbits —
User I/Os (max in family) 470 —
User I/Os (this package) 182 —
Propagation Delay 0.4 ns to 0.8 ns —
Max Internal Frequency 200 MHz —
Core Voltage (VCCINT) 2.5 V —
I/O Voltage (VCCIO) 3.3 V (banks; 5 V tolerant inputs) —
Gehäuse RQFP-240 (240-pin Power Quad Flat Pack, 34.6 x 34.6 mm, 0.5 mm pitch) 240-pin RQFP (Power QFP) with exposed pad, 34.6 x 34.6 mm, 0.5 mm pitch
Montageart Surface Mount Surface Mount
Betriebstemperatur 0 C to +70 C (Commercial) 0 °C to +70 °C (Commercial)
Process Technology CMOS 0.22 µm CMOS SRAM
Configuration Method JTAG / Passive Serial (PS) SRAM-based; requires external configuration device (e.g., EPC2) for power-up loading
Boundary-Scan (JTAG) IEEE 1149.1 compliant —
Speed Grade -2X (industrial, upper-mid speed) -3 (commercial)
Lead-Free / RoHS [DATA_NEEDED: explicit lead-free status] —
MSL-Level [DATA_NEEDED: moisture sensitivity level] —
Typical System Gates — 200,000
Logic Elements (LEs) — 9,984
Maximum Logic Elements — 9,984
Embedded Array Blocks (EABs) — 24
Maximum User RAM Bits — 98,304
User I/Os — 470 (effective); 182 user pins per RQFP-240 with the rest assigned to dedicated functions
Propagation Delay (tPD) — 0.40 ns
Internal Operating Frequency — 166.67 MHz
Core Supply Voltage — 2.5 V
MultiVolt I/O Support — 2.5 V and 3.3 V interfaces
JTAG Support — IEEE Std 1149.1 Boundary-Scan (contributes up to 31,250 gates of test logic)
RoHS-Status — [DATA_NEEDED: RoHS status]

Datenblätter & Ressourcen

Alle Produkte durchsuchen BOM erstellen Angebot anfordern