EPM5192JC-2 vs EPM5192JC1 Vergleich

Detaillierter Direktvergleich von EPM5192JC-2 von Altera und EPM5192JC1 von Intel. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.

Spezifikationsvergleich

Parameter EPM5192JC-2 EPM5192JC1
Marke Altera Intel
Kategorie FPGA & CPLD FPGA & CPLD
Lebenszyklusstatus Obsolete Obsolete
Lagerstatus In Stock In Stock
Stückpreis (USD) $22,50 $48,30
Device Family MAX 5000 —
Product Type UV-erasable Programmable Logic Device (PLD) —
Macrocells 192 —
Logic Array Blocks (LABs) 12 —
Interconnect Programmable Interconnect Array (PIA) —
User I/O Pins 64 —
Dedicated Inputs 7 —
External Clock Inputs 1 —
Propagation Delay (tPD) 45 ns —
Maximale Taktfrequenz 40 MHz —
Process Technology CMOS 0.5 µm CMOS, UV-erasable EPROM
Gehäuse 84-pin CQCC (Ceramic Quad Flat Pack, J-lead, windowed) [DATA_NEEDED: exact package from datasheet]
Montageart Surface Mount [DATA_NEEDED: surface mount or through-hole]
Number of Terminals 84 —
Programming Method UV-erase / EPROM —
Betriebstemperaturbereich [DATA_NEEDED: operating temperature range] —
RoHS-Status [DATA_NEEDED: RoHS compliance] unknown
Family — MAX 5000 (MAX 5xxx CPLD)
Manufacturer — Intel (formerly Altera Corporation)
Macro Cells — 192
Usable Gates — 3750
Maximum Operating Frequency — 62.5 MHz
Supply Voltage (VCC) — 5 V (nominal)
Propagation Delay (typ) — [DATA_NEEDED: propagation delay in ns]
I/O Pins — [DATA_NEEDED: I/O pin count]
Betriebstemperatur — [DATA_NEEDED: operating temp range]
Programming Interface — JTAG-compatible (Altera MAX 5xxx)
Logic Blocks (LABs) — 24 (8 macrocells per LAB)
AEC-Q100 — not_applicable
Lifecycle — Obsolete - last-time-buy stock only at franchised distributors

Datenblätter & Ressourcen

Alle Produkte durchsuchen BOM erstellen Angebot anfordern