EPM7160SQC160-6 vs EPM7160SQC160-10 Vergleich
Detaillierter Direktvergleich von EPM7160SQC160-6 von Altera und EPM7160SQC160-10 von Altera. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.
Altera
EPM7160SQC160-6 - 160-Macrocell MAX 7000S CPLD, 6ns, PQFP-160 | Altera
EPM7160SQC160-6 ObsoleteAltera
EPM7160SQC160-10 - MAX 7000S CPLD, 160 Macro Cells, 100MHz, PQFP-160 | Intel / Altera
EPM7160SQC160-10 ObsoleteSpezifikationsvergleich
| Parameter | EPM7160SQC160-6 | EPM7160SQC160-10 |
|---|---|---|
| Marke | Altera | Altera |
| Kategorie | FPGA & CPLD | FPGA & CPLD |
| Lebenszyklusstatus | Obsolete | Obsolete |
| Lagerstatus | In Stock | In Stock |
| Stückpreis (USD) | $5,45 | $12,20 |
| Series | MAX 7000S | — |
| Product Type | CPLD (Complex Programmable Logic Device) | — |
| Programmable Type | In System Programmable (ISP), EEPROM-based | — |
| Number of Macrocells | 160 | — |
| Number of Logic Elements/Blocks | 10 LABs (Logic Array Blocks) | — |
| Number of Usable Gates | 3,200 | — |
| Number of I/O Pins | 104 | — |
| Propagation Delay (tpd) | 6 ns (max, pin-to-pin) | — |
| Maximum Internal Frequency | 167 MHz | — |
| Supply Voltage (VCCINT) | 4.75 V to 5.25 V (nominal 5 V) | 5.0 V |
| Logic Family | CMOS, TTL-compatible I/O | CMOS |
| Betriebstemperatur | 0 C to 70 C (commercial) | 0 C to +70 C (commercial) |
| Program/Erase Endurance | 100 cycles (EEPROM) | — |
| JTAG / Boundary Scan | IEEE Std 1149.1 compliant | — |
| Gehäuse | 160-pin PQFP (Plastic Quad Flat Pack), 28x28 mm body | PQFP-160 (SQC160) |
| Montageart | Surface Mount | Surface Mount |
| Dedicated Input Pins | 4 (GCLK1, GCLRn, OE1, OE2/GCLK2) | — |
| Family | — | MAX 7000S |
| Macro Cells | — | 160 |
| Logic Elements / Gates | — | 3,200 usable gates |
| User I/Os | — | 104 |
| Logic Array Blocks (LABs) | — | 10 |
| Maximum Operating Frequency | — | 100 MHz |
| Pin-to-Pin Propagation Delay (tPD) | — | 10 ns |
| I/O Voltage Tolerance | — | 5.0 V |
| Programming Technology | — | EEPROM, in-system programmable |
| JTAG Support | — | IEEE 1149.1 (boundary-scan + ISP) |
| Process Technology | — | CMOS, EEPROM-based |
| RoHS-Status | — | unknown |
| Lead-Free | — | unknown |