EPM5192GC-1 vs EPM5192GC1 Comparación
Comparación detallada lado a lado de EPM5192GC-1 por Altera y EPM5192GC1 por Altera. Compare las especificaciones clave, los parámetros eléctricos, el encapsulado, el estado del ciclo de vida, los precios y la disponibilidad para determinar el mejor componente para los requisitos de su diseño.
Comparación de especificaciones
| Parámetro | EPM5192GC-1 | EPM5192GC1 |
|---|---|---|
| Marca | Altera | Altera |
| Categoría | FPGA & CPLD | FPGA & CPLD |
| Estado del ciclo de vida | Obsolete | Obsolete |
| Estado del stock | In Stock | In Stock |
| Precio unitario (USD) | $17,85 | $24,50 |
| Family | MAX 5000 (Classic) | MAX 5000 |
| Logic Type | CPLD (Complex Programmable Logic Device) | — |
| Macrocells | 192 | — |
| Usable Gates | 3,750 | 3,750 |
| Logic Array Blocks (LABs) | 12 | — |
| Dedicated Inputs | 7 | — |
| User I/O Pins | 64 | — |
| Maximum Propagation Delay (tPD) | 40 ns | — |
| Maximum Frequency (fMAX) | 62.5 MHz | — |
| Supply Voltage (VCC) | 4.75 V to 5.25 V | 5 V |
| Process Technology | CMOS, UV-erasable / OTP | EPROM-based CMOS |
| Encapsulado | 100-pin Ceramic PGA (GC) | — |
| Tipo de montaje | Through-Hole (PGA) | Through-hole (PGA) |
| Configuration Method | UV-Erase / One-Time Programmable | — |
| Interconnect | Peripheral Interconnect Array (PIA) | — |
| Temperatura de funcionamiento | [DATA_NEEDED: operating temperature grade] | [DATA_NEEDED: operating temperature range] |
| Estado RoHS | [DATA_NEEDED: RoHS status] | unknown |
| Device Type | — | CPLD (Complex Programmable Logic Device) |
| Macro Cells | — | 192 |
| Maximum Operating Frequency | — | 62.5 MHz |
| Programming Technology | — | UV-Erasable / OTP EPROM |
| Package Type | — | Ceramic PGA (Pin Grid Array) |
| Logic Elements | — | 192 macrocells with AND/OR array |
| Propagation Delay | — | [DATA_NEEDED: tpd specification] |
| Número de pines | — | [DATA_NEEDED: pin count for GC1 PGA package] |
| Development Tool | — | Altera MAX+PLUS II |