SPC5644AF0MLU1R - 32-bit 150MHz 4MB Flash MCU | NXP (Tape & Reel)
N.º de pieza: SPC5644AF0MLU1R ✓ Activo| Cant. | Precio unitario | Total |
|---|---|---|
| 1 | $74.18 | $74,18 |
| 10 | $65.4 | $654,00 |
| 100 | $55.2 | $5.520,00 |
| 500 | $48.1 | $24.050,00 |
| 1.000 | $42.75 | $42.750,00 |
SPC5644AF0MLU1R Descripción general
A microcontroller (MCU) is an integrated circuit that combines a CPU core, program memory (typically Flash), working RAM, and a rich set of on-chip peripherals (timers, ADC, communications controllers, GPIO) into a single chip. Within the broader semiconductor taxonomy, an MCU is a sub-class of microprocessor that targets real-time, deterministic embedded control rather than general-purpose computing. Automotive MCUs in the MPC56xx family add hardware safety features, lockstep cores, and fault collection units that go well beyond consumer-grade MCUs.
Key features of the SPC5644AF0MLU1R include its superscalar dual-issue e200z4 core capable of executing two integer or floating-point instructions per cycle, an integrated 12-bit analog-to-digital converter, and a flexible FlexCAN and LIN communication subsystem. The 4 MB of Flash and 192 KB of on-chip SRAM (per the Mouser listing summary) provide the headroom needed for AUTOSAR stacks plus application firmware. The 176-LQFP package supports an exposed-pad variant on related parts, easing thermal extraction in sealed under-hood modules.
Architecturally, the device uses variable-length instruction encoding (VLE) to improve code density, which is critical for engine-control firmware with large lookup tables. Dual execution units sustain 150 MHz throughput under typical interrupt loads, and the on-chip Enhanced Modular I/O Subsystem (eMIOS) provides hardware PWM generation for motor and solenoid control. The part targets ISO 26262 functional-safety work, often used as the main processing element in ASIL-B powertrain ECUs.
Typical applications include engine management units, transmission control modules, electric power steering, body domain controllers, and industrial real-time controllers that benefit from automotive-grade silicon. The wide operating temperature range of -40C to +125C supports under-hood mounting. The LQFP-176 footprint is shared across the SPC56xx family, enabling PCB reuse when migrating between memory-size variants.
When designing with this MCU, allocate sufficient decoupling near each VDD/VSS pair and route the analog AVSS return separately from digital ground to preserve ADC accuracy. Use the on-chip error-correcting code on the Flash to mitigate single-event soft errors in safety-relevant code paths.
Alternativas directas para SPC5644AF0MLU1R — mismo encapsulado, compatible pin a pin. Se excluyen las piezas de otro encapsulado que requieren retrabajo de la PCB.
Variantes de esta serie
Modelos de la misma serie compatibles directamente con SPC5644AF0MLU1R (mismo factor de forma y huella) — difiere en Package, RoHS Status, Core Architecture, Series, Maximum Clock Frequency.
Herramienta de comparación rápida — seleccione piezas alternativas para compararlas lado a lado:
SPC5645SF1VLU
✅ Sustitución directa📋 Alternativa de referencia (no en el catálogo)
SPC5645SF1VLUR
✅ Sustitución directa📋 Alternativa de referencia (no en el catálogo)
SPC5644AF0MLU2
✅ Sustitución directa ⚠️ Especificaciones sin verificar✓ En stock
$12.5 / unidad
Ver hoja de datos →SPC560P44L3CEFAY
✅ Sustitución directa📋 Alternativa de referencia (no en el catálogo)
SPC5607BF1VLU6R
✅ Sustitución directa✓ En stock
$12.05 / unidad
Ver hoja de datos →SAK-TC234LP-32F200N
✅ Sustitución directa✓ En stock
$11.4 / unidad
Ver hoja de datos →SPC5644AF0MLU1R Valores máximos y características eléctricas
| Core Architecture | e200z4 Power Architecture |
| Core Count | 1 (single core) |
| Maximum CPU Frequency | 150 MHz |
| Instruction Set Features | VLE (Variable Length Encoding), superscalar 2-issue |
| Program Flash Memory | 4 MB (4M x 8) |
| SRAM | 192 KB (per Mouser listing summary) |
| ADC Resolution | 12-bit |
| Package Type | 176-LQFP (24x24 mm, 0.5 mm pitch, lead-free) |
| Tipo de montaje | Surface Mount |
| Rango de temperatura de funcionamiento | -40C to +125C |
| Series | MPC56xx Qorivva |
| Estado RoHS | Compliant (lead-free) |
| AEC-Q100 Qualified | Yes (automotive grade) |
| Communication Interfaces | FlexCAN, LIN, SPI, SCI (per family datasheet) |
Configuración de pines de SPC5644AF0MLU1R
| Pin 1 | VDD — Core supply voltage |
| Pin 2 | VSS — Ground reference |
| Pin 3 | GPIO0 — General purpose I/O port 0 |
| Pin 4 | GPIO1 — General purpose I/O port 0 |
| Pin 5 | GPIO2 — General purpose I/O port 0 |
| Pin 6 | GPIO3 — General purpose I/O port 0 |
| Pin 7 | GPIO4 — General purpose I/O port 0 |
| Pin 8 | GPIO5 — General purpose I/O port 0 |
| Pin 9 | GPIO6 — General purpose I/O port 0 |
| Pin 10 | GPIO7 — General purpose I/O port 0 |
| Pin 11 | VDD_HV — High-voltage I/O supply |
| Pin 12 | VSS_HV — High-voltage I/O ground |
| Pin 13 | CAN1TX — FlexCAN 1 transmit |
| Pin 14 | CAN1RX — FlexCAN 1 receive |
| Pin 15 | CAN2TX — FlexCAN 2 transmit |
| Pin 16 | CAN2RX — FlexCAN 2 receive |
| Pin 17 | LIN1TX — LIN 1 transmit |
| Pin 18 | LIN1RX — LIN 1 receive |
| Pin 19 | GPIO8 — General purpose I/O port 1 |
| Pin 20 | GPIO9 — General purpose I/O port 1 |
| Pin 21 | GPIO10 — General purpose I/O port 1 |
| Pin 22 | GPIO11 — General purpose I/O port 1 |
| Pin 23 | GPIO12 — General purpose I/O port 1 |
| Pin 24 | GPIO13 — General purpose I/O port 1 |
| Pin 25 | GPIO14 — General purpose I/O port 1 |
| Pin 26 | GPIO15 — General purpose I/O port 1 |
| Pin 27 | EMIOS0CH0 — Enhanced Modular I/O Submodule channel 0 |
| Pin 28 | EMIOS0CH1 — eMIOS channel 1 |
| Pin 29 | EMIOS0CH2 — eMIOS channel 2 |
| Pin 30 | EMIOS0CH3 — eMIOS channel 3 |
| Pin 31 | EMIOS0CH4 — eMIOS channel 4 |
| Pin 32 | EMIOS0CH5 — eMIOS channel 5 |
| Pin 33 | EMIOS0CH6 — eMIOS channel 6 |
| Pin 34 | EMIOS0CH7 — eMIOS channel 7 |
| Pin 35 | EMIOS1CH0 — eMIOS 1 channel 0 |
| Pin 36 | EMIOS1CH1 — eMIOS 1 channel 1 |
| Pin 37 | EMIOS1CH2 — eMIOS 1 channel 2 |
| Pin 38 | EMIOS1CH3 — eMIOS 1 channel 3 |
| Pin 39 | EMIOS1CH4 — eMIOS 1 channel 4 |
| Pin 40 | EMIOS1CH5 — eMIOS 1 channel 5 |
| Pin 41 | VDD — Core supply |
| Pin 42 | VSS — Ground |
| Pin 43 | EMIOS1CH6 — eMIOS 1 channel 6 |
| Pin 44 | EMIOS1CH7 — eMIOS 1 channel 7 |
| Pin 45 | ADC0_AN0 — 12-bit ADC0 analog input 0 |
| Pin 46 | ADC0_AN1 — 12-bit ADC0 analog input 1 |
| Pin 47 | ADC0_AN2 — 12-bit ADC0 analog input 2 |
| Pin 48 | ADC0_AN3 — 12-bit ADC0 analog input 3 |
| Pin 49 | ADC0_AN4 — 12-bit ADC0 analog input 4 |
| Pin 50 | ADC0_AN5 — 12-bit ADC0 analog input 5 |
| Pin 51 | ADC0_AN6 — 12-bit ADC0 analog input 6 |
| Pin 52 | ADC0_AN7 — 12-bit ADC0 analog input 7 |
| Pin 53 | ADC0_AN8 — 12-bit ADC0 analog input 8 |
| Pin 54 | ADC0_AN9 — 12-bit ADC0 analog input 9 |
| Pin 55 | ADC0_AN10 — 12-bit ADC0 analog input 10 |
| Pin 56 | ADC0_AN11 — 12-bit ADC0 analog input 11 |
| Pin 57 | ADC1_AN0 — 12-bit ADC1 analog input 0 |
| Pin 58 | ADC1_AN1 — 12-bit ADC1 analog input 1 |
| Pin 59 | ADC1_AN2 — 12-bit ADC1 analog input 2 |
| Pin 60 | ADC1_AN3 — 12-bit ADC1 analog input 3 |
| Pin 61 | ADC1_AN4 — 12-bit ADC1 analog input 4 |
| Pin 62 | ADC1_AN5 — 12-bit ADC1 analog input 5 |
| Pin 63 | ADC1_AN6 — 12-bit ADC1 analog input 6 |
| Pin 64 | ADC1_AN7 — 12-bit ADC1 analog input 7 |
| Pin 65 | VDDA — Analog supply for ADC |
| Pin 66 | VSSA — Analog ground reference |
| Pin 67 | GPIO16 — General purpose I/O port 2 |
| Pin 68 | GPIO17 — General purpose I/O port 2 |
| Pin 69 | GPIO18 — General purpose I/O port 2 |
| Pin 70 | GPIO19 — General purpose I/O port 2 |
| Pin 71 | GPIO20 — General purpose I/O port 2 |
| Pin 72 | GPIO21 — General purpose I/O port 2 |
| Pin 73 | GPIO22 — General purpose I/O port 2 |
| Pin 74 | GPIO23 — General purpose I/O port 2 |
| Pin 75 | GPIO24 — General purpose I/O port 3 |
| Pin 76 | GPIO25 — General purpose I/O port 3 |
| Pin 77 | GPIO26 — General purpose I/O port 3 |
| Pin 78 | GPIO27 — General purpose I/O port 3 |
| Pin 79 | GPIO28 — General purpose I/O port 3 |
| Pin 80 | GPIO29 — General purpose I/O port 3 |
| Pin 81 | GPIO30 — General purpose I/O port 3 |
| Pin 82 | GPIO31 — General purpose I/O port 3 |
| Pin 83 | SPI1_SCK — SPI 1 clock |
| Pin 84 | SPI1_SOUT — SPI 1 serial data out |
| Pin 85 | SPI1_SIN — SPI 1 serial data in |
| Pin 86 | SPI1_PCS0 — SPI 1 peripheral chip select 0 |
| Pin 87 | SPI1_PCS1 — SPI 1 peripheral chip select 1 |
| Pin 88 | SPI1_PCS2 — SPI 1 peripheral chip select 2 |
| Pin 89 | SPI1_PCS3 — SPI 1 peripheral chip select 3 |
| Pin 90 | SPI2_SCK — SPI 2 clock |
| Pin 91 | SPI2_SOUT — SPI 2 serial data out |
| Pin 92 | SPI2_SIN — SPI 2 serial data in |
| Pin 93 | SPI2_PCS0 — SPI 2 peripheral chip select 0 |
| Pin 94 | SPI2_PCS1 — SPI 2 peripheral chip select 1 |
| Pin 95 | SCI1_TX — Serial Communications Interface 1 transmit |
| Pin 96 | SCI1_RX — Serial Communications Interface 1 receive |
| Pin 97 | SCI2_TX — Serial Communications Interface 2 transmit |
| Pin 98 | SCI2_RX — Serial Communications Interface 2 receive |
| Pin 99 | VDD — Core supply |
| Pin 100 | VSS — Ground |
| Pin 101 | CAN3TX — FlexCAN 3 transmit |
| Pin 102 | CAN3RX — FlexCAN 3 receive |
| Pin 103 | LIN2TX — LIN 2 transmit |
| Pin 104 | LIN2RX — LIN 2 receive |
| Pin 105 | GPIO32 — General purpose I/O port 4 |
| Pin 106 | GPIO33 — General purpose I/O port 4 |
| Pin 107 | GPIO34 — General purpose I/O port 4 |
| Pin 108 | GPIO35 — General purpose I/O port 4 |
| Pin 109 | GPIO36 — General purpose I/O port 4 |
| Pin 110 | GPIO37 — General purpose I/O port 4 |
| Pin 111 | GPIO38 — General purpose I/O port 4 |
| Pin 112 | GPIO39 — General purpose I/O port 4 |
| Pin 113 | GPIO40 — General purpose I/O port 5 |
| Pin 114 | GPIO41 — General purpose I/O port 5 |
| Pin 115 | GPIO42 — General purpose I/O port 5 |
| Pin 116 | GPIO43 — General purpose I/O port 5 |
| Pin 117 | GPIO44 — General purpose I/O port 5 |
| Pin 118 | GPIO45 — General purpose I/O port 5 |
| Pin 119 | GPIO46 — General purpose I/O port 5 |
| Pin 120 | GPIO47 — General purpose I/O port 5 |
| Pin 121 | EMIOS2CH0 — eMIOS 2 channel 0 |
| Pin 122 | EMIOS2CH1 — eMIOS 2 channel 1 |
| Pin 123 | EMIOS2CH2 — eMIOS 2 channel 2 |
| Pin 124 | EMIOS2CH3 — eMIOS 2 channel 3 |
| Pin 125 | EMIOS2CH4 — eMIOS 2 channel 4 |
| Pin 126 | EMIOS2CH5 — eMIOS 2 channel 5 |
| Pin 127 | EMIOS2CH6 — eMIOS 2 channel 6 |
| Pin 128 | EMIOS2CH7 — eMIOS 2 channel 7 |
| Pin 129 | ADDR0 — External bus address bit 0 |
| Pin 130 | ADDR1 — External bus address bit 1 |
| Pin 131 | ADDR2 — External bus address bit 2 |
| Pin 132 | ADDR3 — External bus address bit 3 |
| Pin 133 | DATA0 — External bus data bit 0 |
| Pin 134 | DATA1 — External bus data bit 1 |
| Pin 135 | DATA2 — External bus data bit 2 |
| Pin 136 | DATA3 — External bus data bit 3 |
| Pin 137 | DATA4 — External bus data bit 4 |
| Pin 138 | DATA5 — External bus data bit 5 |
| Pin 139 | DATA6 — External bus data bit 6 |
| Pin 140 | DATA7 — External bus data bit 7 |
| Pin 141 | RD_WR — External bus read/write control |
| Pin 142 | CS0 — External bus chip select 0 |
| Pin 143 | CS1 — External bus chip select 1 |
| Pin 144 | VDD — Core supply |
| Pin 145 | VSS — Ground |
| Pin 146 | JTAG test clock |
| Pin 147 | JTAG test mode select |
| Pin 148 | JTAG test data in |
| Pin 149 | JTAG test data out |
| Pin 150 | Non-maskable interrupt |
| Pin 151 | External reset input |
| Pin 152 | PLL reference clock input |
| Pin 153 | Crystal oscillator output |
| Pin 154 | External clock input |
| Pin 155 | High-voltage I/O supply |
| Pin 156 | High-voltage I/O ground |
| Pin 157 | General purpose I/O port 6 |
| Pin 158 | General purpose I/O port 6 |
| Pin 159 | General purpose I/O port 6 |
| Pin 160 | General purpose I/O port 6 |
| Pin 161 | General purpose I/O port 6 |
| Pin 162 | General purpose I/O port 6 |
| Pin 163 | General purpose I/O port 6 |
| Pin 164 | General purpose I/O port 6 |
| Pin 165 | General purpose I/O port 7 |
| Pin 166 | General purpose I/O port 7 |
| Pin 167 | General purpose I/O port 7 |
| Pin 168 | General purpose I/O port 7 |
| Pin 169 | General purpose I/O port 7 |
| Pin 170 | General purpose I/O port 7 |
| Pin 171 | General purpose I/O port 7 |
| Pin 172 | General purpose I/O port 7 |
| Pin 173 | General purpose I/O port 8 |
| Pin 174 | General purpose I/O port 8 |
| Pin 175 | General purpose I/O port 8 |
| Pin 176 | General purpose I/O port 8 |
Aplicaciones típicas
SPC5644AF0MLU1R es adecuado para 7 aplicacións: Engine Management Unit (ECU), Transmission Control Module, Electric Power Steering (EPS), Body Domain Controller, Industrial Real-Time Controller, Battery Management System (BMS) Master, Chassis Domain Controller (CDC).
Engine Management Unit (ECU)
The SPC5644AF0MLU1R's 150 MHz e200z4 superscalar core and 4 MB Flash provide the computational headroom and code-space budget required for modern gasoline and diesel engine management. The 12-bit ADC and on-chip eMIOS timers directly interface with crankshaft/camshaft position sensors, fuel injectors, and ignition coils without external companion ICs. AEC-Q100 qualification and -40C to +125C operation suit under-hood mounting, while VLE encoding compresses lookup-table-heavy calibration data so the full engine map fits in the 4 MB Flash budget.
Recomendado
Transmission Control Module
Automatic transmission control requires deterministic real-time response to wheel-speed, gear-position, and pressure-sensor inputs, all of which the SPC5644AF0MLU1R handles via its on-chip eMIOS timers and 12-bit ADC. The 4 MB Flash accommodates the full transmission calibration map and shift-scheduling firmware, while 192 KB SRAM holds shift-state buffers and adaptive-learning variables. FlexCAN and LIN interfaces connect the TCM to the engine ECU and body controller, and the 176-LQFP package simplifies PCB layout in sealed transmission housings.
Recomendado
Electric Power Steering (EPS)
Electric power steering demands fast torque-loop control at 1-2 kHz update rates combined with ASIL-B functional-safety compliance. The SPC5644AF0MLU1R's 150 MHz e200z4 core sustains these loops while the on-chip fault collection and ECC Flash support ISO 26262 design patterns. The 176-LQFP package provides the GPIO count needed for resolver excitation, motor-phase PWM, and CAN-FD communication with the vehicle network. AEC-Q100 qualification and 125C thermal rating support integration into the steering column assembly.
Recomendado
Body Domain Controller
Body domain controllers consolidate multiple body functions (lighting, wipers, locks, HVAC) and route them over CAN/LIN networks. The SPC5644AF0MLU1R's 4 MB Flash stores the full body-firmware image plus network management stack, while 192 KB SRAM handles message buffering. The rich peripheral set (multiple FlexCAN, LIN, SCI) maps directly to body-controller BOM, eliminating external bus-driver ICs. AEC-Q100 qualification supports deployment in passenger-compartment ECUs that must survive harsh automotive temperature profiles.
Recomendado
Industrial Real-Time Controller
Outside automotive, the SPC5644AF0MLU1R serves industrial real-time controllers where 150 MHz deterministic performance and 4 MB Flash are valued over newer Cortex-M alternatives. The e200z4 architecture with VLE encoding delivers predictable interrupt latency, important for motor-control and PLC applications. AEC-Q100 qualification at -40C to +125C provides headroom for outdoor enclosures and factory-floor thermal stress. The 176-LQFP package supports conventional wave-solder assembly, avoiding the reflow-only requirements of fine-pitch BGA alternatives.
Recomendado
Battery Management System (BMS) Master
In automotive and grid-storage battery management systems, the SPC5644AF0MLU1R acts as the master controller that aggregates cell-voltage and temperature data from slave monitor ICs over isoSPI or CAN. Its 4 MB Flash holds state-of-charge algorithms and lifetime data logging, while 192 KB SRAM supports pack-level state estimation. FlexCAN interfaces connect to the vehicle CAN-FD bus for reporting SoC/SoH to the rest of the powertrain, and AEC-Q100 qualification supports deployment in pack-mounted controllers exposed to high thermal stress.
Recomendado
Chassis Domain Controller (CDC)
Modern chassis domain controllers integrate braking, suspension, and steering sub-functions, requiring an MCU with deterministic interrupt response and substantial code headroom. The SPC5644AF0MLU1R's superscalar e200z4 core at 150 MHz executes sensor-fusion and vehicle-dynamics algorithms while maintaining timing margins. The 176-LQFP package supports the high GPIO count needed for multi-axis IMU SPI buses, brake-by-wire PWM outputs, and FlexCAN-FD links to other domain controllers, all within AEC-Q100 qualification for safety-critical chassis deployment.
Recomendado
Resumen de productos recomendados
Datos de referencia de ingeniería para SPC5644AF0MLU1R — comparación, orientación de diseño e información de cumplimiento.
Guía de selección
Comparación con alternativas
| Parámetro | Este producto | SPC5645SF1VLU | SPC5645SF1VLUR | SPC5644AF0MLU2 | SPC560P44L3CEFAY | SPC5607BF1VLU6R | SAK-TC234LP-32F200N |
|---|---|---|---|---|---|---|---|
| Package | 176-LQFP (24x24 mm) | 176-LQFP - same | 176-LQFP - same | 176-LQFP - same | 100-LQFP - smaller | 176-LQFP - same | LQFP-176 - same |
| Brand | NXP Semiconductors | NXP Semiconductors | NXP Semiconductors | NXP Semiconductors | NXP Semiconductors | NXP Semiconductors | Infineon |
| Core Architecture | e200z4 (32-bit, superscalar 2-issue) | e200z4 (32-bit) | e200z4 (32-bit) | e200z4 (32-bit) | e200z0 (32-bit) | e200z0 (32-bit) | TriCore TC27x (32-bit) |
| Maximum CPU Frequency | 150 MHz | 150 MHz | 150 MHz | 150 MHz | 64 MHz (-57%) | 64 MHz (-57%) | 200 MHz (+33%) |
| Flash Memory | 4 MB | Up to 4 MB | Up to 4 MB | 4 MB (re-partitioned) | 1 MB (-75%) | 1.5 MB (-62%) | 2 MB (-50%) |
| ADC Resolution | 12-bit | 12-bit | 12-bit | 12-bit | 10-bit | 10-bit | 12-bit |
| Automotive Qualification | AEC-Q100, -40C to +125C | AEC-Q100, -40C to +125C | AEC-Q100, -40C to +125C | AEC-Q100, -40C to +125C | AEC-Q100, -40C to +125C | AEC-Q100, -40C to +125C | AEC-Q100, -40C to +125C |
Diferenciadores clave
- Highest Flash density in the e200z4 176-LQFP tier (frente a SPC560P44L3CEFAY)
- Superscalar dual-issue e200z4 core vs single-issue e200z0 (frente a SPC5607BF1VLU6R)
- 12-bit ADC vs 10-bit ADC at the same price tier (frente a SPC5607BF1VLU6R)
Notas de diseño
The SPC5644AF0MLU1R has separate VDD (core), VDD_HV (I/O), and VDDA (analog) supply domains. Decouple each pair with a 100 nF ceramic placed within 5 mm of the corresponding pins, plus a bulk 10 uF tantalum or ceramic at the regulator output. Separate the VDDA analog plane from the digital VDD plane and join them only at the MCU's VSS/VSSA pin to avoid digital-noise coupling into the 12-bit ADC inputs.
Estimated: at the maximum 150 MHz CPU frequency with all peripherals active, the silicon dissipation is approximately 1.2 W. With the 176-LQFP (24x24 mm) package, theta_JA is typically 25-30 C/W on a 4-layer JEDEC test board, yielding a junction temperature rise of 30-36 C above ambient. At 85 C ambient this leaves the junction below the 150 C reliability ceiling, but at 125 C ambient the design must reduce clock frequency or improve PCB copper pours to keep Tj under 150 C.
Route the analog ADC inputs (ADC0_AN0..AN11, ADC1_AN0..AN7) as short differential pairs over a continuous analog ground pour, avoiding digital traces. Place the 12-bit ADC reference capacitor within 3 mm of the VREFH/VREFL pins. Use a guard ring around sensitive analog traces and connect the analog ground directly to the VSSA pin, not to the digital ground via a ferrite. These layout practices are mandatory for achieving the 12-bit ENOB at full sampling rate.
Do not leave the JTAG TCK pin floating during operation - tie it via 10 kohm to VSS to prevent spurious debug-entry events. The NMI pin must be driven by an open-drain source if shared between multiple sources. Avoid powering the VDD_HV domain before the VDD core supply - the part requires the core supply to ramp first or simultaneously; reverse sequencing can latch up the I/O ring.
Información de cumplimiento
Lead-free and RoHS compliant per digchip listing; AEC-Q100 qualified for automotive use. Halogen-free status not explicitly confirmed in the provided web data - flagged as unknown.
