Circuits intégrés

Sous-catégories

📁 ADC/DAC 3 100+ produits 📁 CI amplificateurs 1 900+ produits 📁 Codecs audio 18 produits 📁 CI audio 2 produits 📁 Horloge et synchronisation 670+ produits 📁 Comparator ICs 1 produits 📁 DSP 1 100+ produits 📁 CI d'acquisition de données 2 produits 📁 Potentiomètres numériques 4 produits 📁 Pilotes et contrôleurs d'affichage 1 produits 📁 FPGA & CPLD 7 300+ produits 📁 Circuits intégrés d'interface 3 400+ produits 📁 Pilotes de LED 1 produits 📁 CI logiques 460+ produits 📁 CI mémoire 870+ produits 📁 Microcontrôleurs 20 000+ produits 📁 Microprocesseurs 4 produits 📁 Pilotes de moteur 1 produits 📁 Autres 1 produits 📁 Sensor and Detector Interfaces 1 produits 📁 Circuits intégrés spécialisés 15 produits 📁 CI vidéo 14 produits

Produits (39 000+)

EPC1PC8CCD - 1Mb OTP Config PROM, 8-PDIP | Intel / Altera
EPC1PC8CCD

EPC1PC8CCD - 1Mb OTP Config PROM, 8-PDIP | Intel / Altera

The Intel / Altera EPC1PC8CCD is a 1-Mbit one-time-programmable (OTP) configuration memory device housed in an 8-pin plastic DIP (8-PDIP) through-hole package, designed to store and stream configuration bitstreams to Altera SRAM-based FPGAs and CPLDs at system power-up. It supports the legacy EPC1 (EPC1PC8) family interface and is supplied in the commercial 0C to +70C temperature range with a NiPdAu lead finish, designated by the "CCD" suffix meaning Commercial grade, DIP package, lead-free. A configuration PROM is a non-volatile memory device that holds the FPGA's programming bitstream and presents it to the target logic device through a serial configuration interface at every power-on or reconfiguration event. The EPC1 family is the second-generation Altera configuration PROM series, replacing earlier EPC1441/EPC1064 devices with higher density, lower power, and improved cascading. The device operates as a peripheral to the FPGA and is part of the broader FPGA configuration and programming hierarchy: configuration PROM -> non-volatile memory -> boot memory -> FPGA. Key features include 1 Mb (1,048,576 bits) of OTP storage, serial daisy-chain cascading to support multi-FPGA configurations or larger bitstreams, 3.3V core VCC operation, a low-power CMOS process, and a dedicated DATA output clock generated by the internal oscillator for handshaking with the Altera FLEX or APEX configuration controller. The 8-PDIP package provides easy insertion into sockets or through-hole prototyping boards, making the EPC1PC8CCD well suited to early design verification, low-volume production, and educational/development kits. From an architectural standpoint, the EPC1PC8CCD uses an anti-fuse OTP cell array programmed via the Altera programming hardware, with each bit accessed sequentially during FPGA configuration. The internal address counter increments on each rising edge of the internal configuration clock, and a CONF_DONE handshake with the FPGA ensures the bitstream has been fully delivered before the FPGA enters user mode. The device supports both single-device and multi-device (cascaded) configuration topologies. Typical applications include configuring Altera FLEX 6000 / FLEX 8000 / FLEX 10K, APEX 20K, and ACEX 1K family SRAM-based FPGAs, prototyping boards and lab development kits, industrial control systems using legacy Altera logic, and legacy board refreshes where the original EPC1PC8 bitstream must remain compatible. When designing with this device, engineers should note that OTP cells can be programmed only once, so designers must verify the bitstream is final before committing the configuration. The 8-PDIP package is intended for through-hole mounting and is not recommended for high-vibration surface-mount environments; for SMT designs, the equivalent EPC1PC8 in PLCC is preferred. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical design notes not found in the manufacturer datasheet alone.

Devis Contact
EPC1PC8CEC - 1Mb OTP Configuration PROM, 8-PDIP | Intel / Altera
EPC1PC8CEC

EPC1PC8CEC - 1Mb OTP Configuration PROM, 8-PDIP | Intel / Altera

The Intel / Altera EPC1PC8CEC is a 1-Mbit one-time-programmable (OTP) serial configuration memory designed to load configuration data into SRAM-based FPGA devices such as the Altera FLEX 10K, APEX, ACEX, Cyclone, and MAX series on every power-up. Per the Altera Configuration Devices datasheet, the part stores up to 1,046,496 bits of configuration data (1046496x1 organization) in CMOS memory and is housed in an 8-pin PDIP (300-mil) through-hole package. A configuration PROM is a non-volatile serial memory that holds the FPGA bitstream so that an SRAM-based LUT device can be configured at every power-up, system reset, or remote reconfiguration event. Unlike flash-based FPGAs, SRAM LUTs lose their configuration when power is removed, so a separate boot PROM is mandatory for stand-alone or production systems. OTP PROMs replace older EPROM sockets and eliminate the in-system programming step. Key features of the EPC1PC8CEC include the standard Altera serial configuration interface (DATA, DCLK, nCONFIG, nSTATUS, CONF_DONE), 3.3V core supply, automatic CRC error detection, 8-pin PDIP through-hole package, and industrial operating temperature range. The device is cascadable for designs whose bitstream exceeds 1 Mbit (multiple EPC1 devices chain together via the nCASC pin). JTAG boundary-scan support is included for in-system verification. The EPC1PC8CEC uses a 4-pin serial interface (DATA, DCLK, nCONFIG, nSTATUS) originally defined for Altera's FLEX 8000/10K families and reused across ACEX, APEX, Cyclone, and later devices. Internally the part contains a CMOS UV-erasable cell array programmed at the factory; once programmed, the bitstream is permanent for the lifetime of the part. This makes the EPC1 family ideal for production volumes where field upgrades are not required. Typical applications include boot configuration for Altera Cyclone and MAX FPGAs in industrial controllers, prototype and production bitstream storage for FLEX 10K boards, retrofits of legacy designs that originally used UV EPROM sockets, and low-cost factory-programmed logic modules. Designers migrating to newer families should evaluate EPCQ, EPCQL, or the on-chip flash configuration of MAX II/MAX V before redesigning legacy boards. When designing with the EPC1PC8CEC, pay attention to the recommended 10 kohm pull-up resistor on nSTATUS and CONF_DONE, the decoupling requirement of 0.1 uF + 10 uF near VCC, and the trace-length matching of DCLK and DATA to avoid configuration failures on long backplanes. The suffix "CEC" denotes the commercial/industrial temperature grade and the 8-pin PDIP package option.

Devis Contact
EPC1PC8N - 1Mb Altera FPGA Config PROM, 8-PDIP | Intel
EPC1PC8N

EPC1PC8N - 1Mb Altera FPGA Config PROM, 8-PDIP | Intel

The Intel (formerly Altera) EPC1PC8N is a 1-Mbit serial configuration memory device designed for use with Altera FPGAs that lack built-in non-volatile storage. Housed in an 8-pin PDIP package, the EPC1PC8N provides a one-time-programmable (OTP) configuration data store for SRAM-based LUT devices such as members of the Altera Cyclone, APEX, and Mercury families. The part is the lead-free / RoHS-compliant "N" suffix variant of the legacy EPC1PC8. What is an FPGA configuration PROM? An FPGA configuration PROM (also called a serial configuration device) is a small serial Flash or EEPROM device whose sole purpose is to load the bitstream into a volatile SRAM-based FPGA at power-up. The hierarchy is: configuration PROM -> non-volatile memory -> serial memory -> semiconductor. Because most FPGAs are SRAM-based, they lose their configuration when power is removed; the configuration PROM acts as the boot source that re-loads the bitstream through a serial interface (typically Altera's PS or AS mode). Without a configuration PROM, the FPGA must be configured from a processor, Flash, or download cable at every power-up. Key features of the EPC1PC8N include 1,000,000 bits of OTP storage, a simple 4-wire serial interface to the host FPGA, low standby current, and 3.3V single-supply operation that matches Altera's standard I/O rails. The device is in-system programmable via the IEEE Std. 1149.1 JTAG interface, allowing boundary-scan testing and re-programming during board bring-up. From an architectural standpoint, the EPC1PC8N uses an internal oscillator to clock configuration data out to the FPGA in serial mode (DCLK + DATA). It is a write-once device using an anti-fuse cell that cannot be erased once programmed, which makes it well-suited to production environments where the bitstream is fixed. Typical applications include industrial control boards, telecom line cards, prototyping platforms, and any design that pairs a SRAM-based Altera FPGA with a stand-alone boot source. The 8-pin PDIP form factor is also convenient for development boards and through-hole educational kits. When designing with this device, observe the 3.3V VCC requirement and ensure the JTAG chain is correctly ordered so that the EPC1PC8N does not interfere with FPGA boundary-scan. Because the EPC1 is OTP, design engineers should verify the bitstream on a development kit before committing to production programming. This page synthesizes distributor stock and pricing, drop-in alternatives, and practical design notes that complement the manufacturer datasheet.

Devis Contact
EPC1PC8W - 1Mb OTP Configuration PROM for Altera FPGAs
EPC1PC8W

EPC1PC8W - 1Mb OTP Configuration PROM for Altera FPGAs

The Intel (formerly Altera) EPC1PC8W is a 1-Mbit one-time-programmable (OTP) configuration PROM designed to load configuration bitstreams into SRAM-based Altera/Intel FPGAs at power-up. Housed in an 8-pin PDIP package, the device stores the FPGA configuration image in non-volatile memory and serially shifts the data into the target FPGA through the standard Altera configuration interface (nCONFIG, nSTATUS, CONF_DONE, DATA0, DCLK). The EPC1PC8W is part of the EPC1 configuration device family that pairs with older Altera FLEX, ACEX, APEX, Cyclone and Stratix-class FPGAs. A Configuration PROM is a non-volatile serial memory that holds the FPGA's configuration bitstream. At system power-up, the FPGA's configuration controller reads the bitstream from the PROM through a synchronous serial interface (DATA, DCLK) and programs its internal SRAM-based configuration latches. Because SRAM-based FPGAs lose their configuration when power is removed, the configuration PROM acts as the boot memory that re-initializes the FPGA on every power cycle. The EPC1 family uses a dedicated Altera configuration protocol, not a generic SPI flash interface. Key features of the EPC1PC8W include 1,048,576 bits (1 Mb) of OTP storage, a simple 4-pin serial programming interface for in-system programming, 3.3V typical VCC operation with 5V-tolerant I/O, and cascadable support so multiple EPC1 devices can be chained to store larger bitstreams. Programming is one-time per cell: once an OTP bit is blown it cannot be erased, making the EPC1PC8W well suited to production volumes where the design has stabilized. The EPC1 architecture uses an industry-standard OTP memory cell array with on-chip address counters, a serial data engine, and Altera's proprietary configuration sequencer. Programming is performed by applying elevated VPP to the dedicated programming pin while toggling DCLK and shifting data on DATA0. Read-back during device verification uses the same pin set, allowing factory test of the programmed image before final assembly. Typical applications include boot memory for legacy Altera FLEX 10K, ACEX 1K, APEX 20K, Cyclone, Cyclone II, and Stratix FPGA designs. Designers use the EPC1PC8W in industrial controllers, telecom line cards, military/aerospace retrofits, and test equipment where the host board already targets the Altera configuration pinout and BOM does not allow a switch to a modern Cyclone V/10 or MAX 10 device. When designing with the EPC1PC8W, ensure the JTAG/programming header exposes nCONFIG, nSTATUS, CONF_DONE, DATA0, DCLK and that VCC decoupling follows the datasheet's 100 nF + 10 uF guidance. Because the part is OTP, verify the entire bitstream with the Quartus programmer before blowing the array in production.

Devis Contact
EPC1PCB - Altera Enhanced Config 1Mb Flash PLCC-20 | Intel
EPC1PCB

EPC1PCB - Altera Enhanced Config 1Mb Flash PLCC-20 | Intel

The Intel (Altera) EPC1PCB is an enhanced configuration device providing single-chip, high-speed configuration for SRAM-based FPGAs in a 20-pin Plastic Leaded Chip Carrier (PLCC-20) package. It integrates a configuration controller and flash memory on a single die, designed specifically for very-high-density LUT-based FPGA configuration data storage. The EPC1PCB supports FPGAs from the Altera APEX, FLEX, ACEX, Cyclone, and Stratix families with on-chip decompression and multi-volt I/O compatibility. A configuration device is a non-volatile memory IC that stores FPGA bitstream data and reloads it at every power-up, reset, or reconfiguration event because SRAM-based FPGAs lose their configuration when power is removed. Enhanced configuration devices add an internal configuration controller and a low-pin-count serial/parallel interface that emulates the behavior of a microprocessor-driven configuration sequence, freeing the FPGA's user I/O and reducing system complexity. Key features include a 1-megabit flash memory density, an internal oscillator that drives configuration timing without external components, support for FPP (Fast Passive Parallel) and PS (Passive Serial) configuration modes, and 3.3V VCC operation with 5.0V-tolerant I/O. The device re-programmability is in-system programmable via JTAG, eliminating the need for external programmers. Programming cycle endurance is rated for thousands of erase/program cycles. The architecture pairs a flash array with a state-machine controller that implements the Altera configuration protocol, including multi-device daisy-chaining via nCASC and nCS pins. Designers can configure a chain of multiple SRAM-based FPGAs from a single EPC1PCB by cascading additional configuration devices. The internal voltage translator allows the EPC1 to drive FPGAs with 1.5V, 1.8V, 2.5V, 3.3V, or 5.0V I/O banks directly from a 3.3V VCC supply. Typical applications include production configuration storage for APEX 20K, FLEX 10K, ACEX 1K, Cyclone, and Stratix FPGA designs in telecom, industrial control, and military/aerospace systems. The EPC1PCB is widely used in legacy Altera design flows where the bitstream must be retained across power cycles without a separate flash MCU. Multi-device configuration chains using nCASC/nCS pins support dense FPGA arrays that exceed a single device's capacity. When designing with the EPC1PCB, ensure the JTAG chain includes the EPC1 in the FPGA's boundary-scan order so in-system programming works correctly. The PLCC-20 socket allows field replacement without specialized tools, an advantage for legacy systems where the configuration device may need to be swapped to update bitstreams. Note that newer Cyclone/Stratix families prefer EPCQ or EPCQ-A serial configuration devices over the parallel EPC1 due to lower pin count and faster configuration time. This page synthesizes distributor availability, drop-in alternatives from the same EPC1 family, and practical design notes on JTAG chain order and nCASC multi-device configurations that are not consolidated in the manufacturer datasheet.

Devis Contact
EPC1PI8 - Altera 1Mb OTP Serial Config PROM | 8-PDIP
EPC1PI8

EPC1PI8 - Altera 1Mb OTP Serial Config PROM | 8-PDIP

The Altera EPC1PI8 is a 1-Mbit one-time-programmable (OTP) serial configuration PROM designed to store FPGA configuration bitstreams for Altera/Intel SRAM-based LUT devices such as ACEX 1K, APEX 20K, APEX II, Arria GX, Cyclone, Cyclone II, FLEX 10K, FLEX 6000, Mercury, Stratix, Stratix GX, Stratix II, and Stratix II GX. The device operates at up to 8 MHz configuration clock frequency, supports 5 V (4.5 V – 5.5 V) and 3.3 V (3.0 V – 3.6 V) supplies, and ships in an 8-pin PDIP through-hole package. Background: A configuration PROM is a non-volatile serial memory that holds the FPGA's bitstream so that an SRAM-based FPGA can be reconfigured at every power-up. The hierarchy is: configuration PROM -> serial configuration memory -> non-volatile memory -> programmable logic support IC. Unlike SPI flash or parallel boot PROMs, configuration PROMs use a dedicated FPGA configuration protocol (FPP, PS, or AS modes) and are optimized for short bitstreams with deterministic configuration time. EPC1-series PROMs are typically paired with older Altera FPGAs that pre-date modern EPCQ/QSPI flash boot solutions. Key features include 1 Mb of OTP storage, 8 MHz maximum DCLK frequency, a simple 4-wire serial interface (nCS, DCLK, DATA, OE), and dedicated FPGA-configuration timing. The device is one-time-programmable (not erasable), which suits production systems where the bitstream is finalized. EPC1PI8 supports both 3.3 V and 5 V VCC operation, allowing direct interface to 5 V-tolerant FPGA configuration pins. The EPC1 architecture uses a serial shift-register programming model with internal charge-pump generated programming voltages. Configuration data is clocked out LSB-first, MSB-first on a per-Altera-FPGA basis, and OE/nCS provide frame-level handshaking. Because the part is OTP, no UV window or in-system erase is possible - it is intended as the lowest-cost permanent configuration storage. Typical applications include legacy Altera/Intel FPGA configuration in industrial controllers, prototyping boards for Cyclone and APEX families, low-volume production systems, and as a second-source PROM in designs migrating from discontinued configuration devices. It is widely used on Altera/Intel development kits to demonstrate the configuration chain. When designing with EPC1PI8, observe the VCC ramp time and follow the Altera FPGA configuration handshake sequence exactly. Because EPC1PI8 is OTP, plan for a small number of pre-programmed parts during development; sample/engineering units should be ordered with known-good bitstreams. This page synthesizes distributor availability, lifecycle status, drop-in EPC1/EPC2 alternatives from the same Altera family, and practical design considerations not found in the original datasheet.

Devis Contact
EPC1PI8N - 1Mb OTP FPGA Config PROM, 8-PDIP | Altera / Intel
EPC1PI8N

EPC1PI8N - 1Mb OTP FPGA Config PROM, 8-PDIP | Altera / Intel

The Altera / Intel EPC1PI8N is a 1-Mbit one-time programmable (OTP) configuration PROM designed to store configuration bitstreams for Altera SRAM-based LUT FPGAs, housed in an 8-pin PDIP through-hole package. It supports dual supply operation at 3.0V-3.6V or 4.5V-5.5V and delivers factory-programmed configuration to FPGAs in the ACEX 1K, APEX 20K, APEX II, Arria GX, Cyclone, Cyclone II, FLEX 10K and Mercury families via a simple serial interface. What is an FPGA configuration PROM? An FPGA configuration PROM is a non-volatile memory that holds the FPGA's bitstream and loads it into the SRAM-based logic fabric at power-up. PROMs sit in the boot chain between a board-level storage source and the FPGA, occupying the same category as boot EEPROMs and flash-loader devices. As a member of the broader FPGA configuration memory family, it bridges firmware storage and volatile programmable logic, and is itself a sub-class of non-volatile serial memory in the memory IC hierarchy. Key differentiating features include 1-Mbit density, an industry-standard 4-pin serial interface (DATA, DCLK, nCS, OE), low-power CMOS technology and an operating temperature range of -40C to +85C. The 'N' suffix designates the standard 8-PDIP 0.300 inch through-hole package, and the 'I' indicates the industrial temperature grade. The EPC1PI8N is built on a CMOS OTP process, allowing one-time in-system or pre-programmed configuration. Programming is performed by Altera's Quartus / MAX+PLUS II toolchain with the Altera Programming Unit (APU) or third-party programmers that support the EPC1 instruction set. Typical applications include low-volume FPGA designs, factory-programmed industrial controllers, prototyping boards for legacy Altera FPGAs, and cost-sensitive embedded platforms that prefer a discrete configuration memory over a parallel flash plus controller. Its dual-voltage supply range allows direct interfacing to both 3.3V and 5V FPGA banks. Design trade-off: because the EPC1PI8N is OTP, any firmware update requires a physical device swap or socketed adapter. Designers who anticipate in-field firmware revision should consider JTAG-direct configuration, a flash-based equivalent, or a socketed DIP footprint.

Devis Contact
EPC1TC32 - Altera 1Mb FPGA Configuration PROM, 32-TQFP | Intel
EPC1TC32

EPC1TC32 - Altera 1Mb FPGA Configuration PROM, 32-TQFP | Intel

The Intel (formerly Altera) EPC1TC32 is a 1-Mbit serial-configuration PROM designed to configure SRAM-based LUT FPGAs such as the FLEX 10K, APEX, Mercury, ACEX 1K, and Cyclone families. Housed in a 32-pin Thin Quad Flat Pack (TQFP) measuring 7x7 mm, the EPC1TC32 stores the FPGA configuration bitstream and clocks it out via Altera's dedicated serial configuration interface during FPGA power-up. EPC1 devices are the original generation of Altera configuration PROMs, distinguished from the later EPCS serial flash family by their proprietary serial interface optimized specifically for Altera FPGA configuration streams. What is a configuration PROM? A configuration PROM is a non-volatile memory device whose sole purpose is to hold the FPGA bitstream and deliver it to the FPGA on every power-up. Unlike generic SPI flash, an FPGA configuration PROM is pre-validated by the FPGA vendor for the exact bitstream format, timing, and density required, eliminating the need to generate JIC/JIC files or manually program third-party flash. Configuration PROMs sit in the boot memory hierarchy alongside boot ROMs and boot flash, ensuring deterministic FPGA initialization before user logic begins executing. Key features include a 1 Mbit density, single-device configuration support for FLEX 10K and APEX families, and compatibility with Altera's proprietary serial configuration scheme. The device operates from a single 3.3V supply, supports in-system programming via the JTAG interface when used with an external controller, and uses Altera's standard 4-pin DATA/DCLK/nCONFIG/nSTATUS configuration bus. The TC suffix indicates commercial temperature grade (0C to +70C) and the 32-pin TQFP package. EPC1 devices cannot be cascaded and do not support ISP through their JTAG pins without additional external logic, a limitation addressed in the subsequent EPC2, EPC4, EPC8, and EPC16 enhanced devices. The EPC1 architecture is a one-time-programmable EPROM-based design with a serial shift-register output stage. Programming is performed by Altera programming hardware (e.g., the ByteBlasterMV or MasterBlaster download cable) using a programming algorithm that biases the device into programming mode. Once programmed, the contents are permanent and the device is dedicated to a single FPGA configuration. Modern equivalent solutions have largely moved to EPCS1/EPCS4 serial flash for new designs, but EPC1TC32 remains in service for legacy FLEX 10K and APEX board support and repair stock. Typical applications include legacy FLEX 10K configuration storage, APEX 20K configuration storage, ACEX 1K configuration storage, and Cyclone configuration on boards where original Altera PROMs are mandated. Industrial and military systems built around FLEX 10K FPGAs in the late 1990s continue to require EPC1-series PROMs for board-level rebuild and spare-part replacement. Modern Cyclone III/IV/V designs should use EPCS-series serial flash instead, which offers ISP and higher density. When designing with EPC1TC32, verify the FPGA family compatibility matrix - EPC1 supports only the original FLEX 10K, APEX, Mercury, ACEX 1K and Cyclone (original) families; it cannot configure Stratix, Cyclone II, or any newer family. The configuration interface timing must be observed: DCLK maximum is in the low-MHz range, and the nCONFIG/nSTATUS handshake must follow Altera's configuration sequence. This page synthesizes distributor availability, EPC1-family drop-in alternatives, and practical sourcing notes not found in the manufacturer datasheet, helping engineers locate pin-compatible configuration memory for legacy Altera FPGA boards.

Devis Contact
EPC1TI32 - Altera 1Mb Config PROM, 32-TQFP | Intel FPGA Loader
EPC1TI32

EPC1TI32 - Altera 1Mb Config PROM, 32-TQFP | Intel FPGA Loader

The Altera (now Intel) EPC1TI32 is a 1-Mbit serial configuration PROM designed to load the configuration bitstream into Altera FPGAs such as the ACEX 1K, FLEX 10K, FLEX 6000, and MAX 9000 families. Housed in a 32-pin Thin Quad Flat Pack (TQFP) package, the device provides a compact, board-level non-volatile storage solution for FPGA configuration data and is programmed in-system via the JTAG interface or with a standard Altera programming hardware. A configuration PROM is a non-volatile memory device whose sole purpose is to store the configuration bitstream of an FPGA or CPLD at power-up. In the broader system taxonomy it sits under FPGA configuration memory -> serial PROM -> non-volatile memory -> semiconductor memory. The EPC1 sits at the entry level of Altera's enhanced configuration family (EPC1 / EPC2 / EPC4 / EPC8 / EPC16), each step doubling memory density to address progressively larger FPGA bitstreams. Key features include 1,046,496 bits (1 Mb) of one-time-programmable storage, a simple 4-pin serial interface to the FPGA (nSTATUS, nCONFIG, DCLK, DATA), and 3.3 V or 5 V operation derived from the FPGA's VCCIO supply rail. The device replaces the older EPC1064 and EPC1441 PROMs and is software-compatible with the Altera Quartus and MAX+PLUS II configuration flows. Programming is performed through the JTAG chain (IEEE 1149.1) using a MasterBlaster, ByteBlasterMV, or USB-Blaster download cable. Architecturally the EPC1 uses a single 4-pin synchronous serial protocol where the FPGA generates DCLK and reads DATA on every rising edge. Internally, the memory is organized as a long shift register with an internal oscillator and address counter; no external memory controller is required. A built-in pull-up on nSTATUS and open-drain drivers ease board design when multiple FPGAs share the same JTAG chain. Typical applications include standalone FPGA configuration for industrial controllers, test and measurement front-ends, telecom line cards, and any board where an Altera/Intel FPGA requires local boot memory without an external flash. It is also useful as a low-cost configuration backup when the FPGA's own bitstream needs to be field-upgradable. When designing with the EPC1TI32, route DCLK and DATA as a tightly coupled 50 ohm microstrip pair and place the PROM within 25 mm of the FPGA's configuration pins to avoid signal-integrity issues. The 32-TQFP exposed pad must be soldered to a thermal/ground copper pour to provide mechanical robustness. This page synthesizes distributor availability, drop-in alternative PROMs, and practical board-layout notes beyond the original Altera datasheet, giving engineers a one-stop reference for EPC1TI32 sourcing and replacement decisions.

Devis Contact
EPC2-TC32 - 1.6Mb ISP Configuration PROM | Altera | TQFP-32
EPC2-TC32

EPC2-TC32 - 1.6Mb ISP Configuration PROM | Altera | TQFP-32

The Altera EPC2-TC32 is an in-system programmable (ISP) configuration PROM designed to load configuration bitstreams into Altera SRAM-based FPGAs, providing 1.6 Mb of non-volatile storage in a 32-pin TQFP (7x7 mm) package. It supports the Stratix I/II, Cyclone I/II, APEX 20K/II, Mercury, ACEX 1K, and FLEX 10K device families via a serial data interface clocked by the FPGA DCLK pin. A configuration PROM is a non-volatile serial memory device that stores the FPGA bitstream and serially shifts it into the target FPGA at power-up through the DATA0/DATA pin, gated by the nCS and OE control signals. The EPC2 sits within the broader hierarchy of FPGA configuration devices, alongside the smaller EPC1 and EPC1441 (older parallel-LUT-era devices) and the larger EPC4/EPC8/EPC16 (enhanced multi-device configuration), as well as the EPCS1/EPCS4/EPCS16/EPCS64 serial flash family introduced for Stratix II and Cyclone families. Key features include 1.6 Mb storage capacity (sufficient for all ACEX 1K, FLEX 10K, APEX 20K, and smaller Cyclone configurations), in-system programmability via the IEEE 1149.1 JTAG interface, an internal oscillator that generates the address counter clocks, and tri-state DATA output buffer controlled by OE and nCS. The device operates from a single 3.3 V supply and offers commercial-grade 0C to +70C temperature range. The EPC2 architecture is built around an EPROM array with an internal address counter and serial output shift register. The internal oscillator eliminates the need for an external configuration clock source in simple single-FPGA designs, while multi-device daisy-chain configurations rely on the FPGA-supplied DCLK to cascade additional EPC2 devices for larger bitstreams. Typical applications include single-FPGA boot configuration for industrial controllers, prototyping boards, and legacy Altera FPGA designs. The JTAG ISP capability allows in-field firmware updates without removing the device from the board, enabling efficient manufacturing flows and field-revision management for deployed systems. When designing with the EPC2-TC32, ensure the JTAG chain shares TDI/TDO/TMS/TCK with the target FPGA so ISP updates do not require board-level rework. The DATA pin must be routed with characteristic impedance matching to the FPGA DATA0 input to prevent signal-integrity issues on the configuration clock edge. This page synthesizes distributor stock, same-family and cross-family drop-in alternatives, and practical design notes not consolidated in the Altera datasheet.

Devis Contact
EPC2-TI32 - 1.6Mb In-System Prog Config PROM | Altera | TQFP-32
EPC2-TI32

EPC2-TI32 - 1.6Mb In-System Prog Config PROM | Altera | TQFP-32

The Altera EPC2-TI32 is an in-system programmable configuration PROM for SRAM-based FPGAs, providing 1.6 Mbit of non-volatile storage in a 32-pin TQFP (7x7 mm) package. According to the Altera datasheet, the device supports a 10 MHz serial configuration interface and operates from a 3.3V supply, delivering single-device configuration for Altera ACEX 1K, APEX 20K, APEX II, Arria GX, Cyclone, Cyclone II, and other LUT-based FPGA families. A configuration PROM is a non-volatile memory device used to load the bitstream of an SRAM-based FPGA at power-up. Because SRAM cells lose their configuration when power is removed, every SRAM-based FPGA requires an external boot memory. The EPC2 family occupies the configuration-memory tier of the FPGA ecosystem: configuration PROM -> boot memory -> non-volatile memory -> semiconductor. Compared with EPCS serial flash devices, EPC2 offers 5V-tolerant I/O and a wider feature set including in-system programmability via JTAG, multi-device daisy-chain support, and dedicated configuration control pins. Key features include 1.6 Mbit density, in-system programmability through the JTAG interface, 5V tolerant I/O, and open-drain CONF_DONE / nSTATUS pins for multi-FPGA coordination. The device supports daisy-chaining of multiple EPC2 chips to configure larger FPGAs requiring wider bitstreams. The TQFP-32 (7x7 mm) package provides a low-profile surface-mount footprint compatible with standard SMT assembly processes. The EPC2 architecture centers on a reprogrammable CMOS flash array with built-in JTAG controller and Altera-specific serial configuration engine. The internal state machine manages bitstream delivery, error checking, and reconfiguration requests without external intervention. The 5V tolerant I/O simplifies interfacing with mixed-voltage logic in legacy and industrial designs. Typical applications include FPGA configuration for Altera Cyclone, Cyclone II, ACEX 1K, and APEX 20K reference designs, industrial control systems, prototyping platforms, and embedded vision pipelines. The wide FPGA compatibility makes EPC2-TI32 a flexible stock part for designers maintaining legacy Altera designs. When designing with the EPC2-TI32, ensure the JTAG chain is correctly terminated and the nCONFIG / nSTATUS handshaking is properly observed to avoid configuration failure. Designers migrating to newer Altera/Intel FPGA families should evaluate EPCS or EPCQ serial flash devices for lower cost and smaller footprint. This page synthesizes distributor pricing, drop-in TQFP-32 alternatives from the EPC1 and EPC1441 families, and practical design notes for legacy SRAM-based FPGA configuration that are not consolidated in the manufacturer datasheet.

Devis Contact
EPC2-TI32N - 1.6Mb In-System Prog Config PROM 32-TQFP | Intel
EPC2-TI32N

EPC2-TI32N - 1.6Mb In-System Prog Config PROM 32-TQFP | Intel

The Intel EPC2-TI32N is a 1.6Mb in-system programmable configuration PROM designed for use with SRAM-based look-up table (LUT) FPGAs. The device supports dual voltage supply operation (3.0 V to 3.6 V and 4.5 V to 5.5 V) and is housed in a 32-pin TQFP (7 mm x 7 mm) surface-mount package. It is part of the Altera EPC2 family, now manufactured and supported by Intel following the 2015 acquisition of Altera. A configuration PROM is a non-volatile memory device that stores the FPGA bitstream and loads it into the SRAM configuration cells of an SRAM-based FPGA on every power-up. Without a configuration PROM, an SRAM-based LUT FPGA forgets its logic configuration the instant power is removed, because SRAM cells are volatile. The EPC2 family therefore plays a critical role in the FPGA hardware hierarchy, bridging the permanent storage domain (Flash/EEPROM cells inside the EPC2) and the volatile logic domain (FPGA LUT and routing SRAM). Hypernymically, this places the part in the chain: configuration PROM -> serial configuration memory -> non-volatile memory -> memory IC -> integrated circuit. Key features include 1.6 Mb of Flash memory organized as 1,695,680 x 1, an IEEE 1532-compliant JTAG interface for in-system programming, a multi-voltage I/O architecture that interfaces directly to 1.8 V, 2.5 V, 3.3 V and 5 V FPGAs, and a dedicated serial configuration clock output. The 32-TQFP (7x7) package provides a compact 0.8 mm terminal pitch suitable for space-constrained designs and supports an industrial operating temperature range of -40 C to +85 C. Typical applications include storing the configuration bitstream of Altera Cyclone, Cyclone II, Stratix, Stratix II, APEX and other SRAM-based LUT FPGAs in industrial controllers, factory automation equipment, telecommunications line cards, test and measurement instruments, and any system that requires a single-chip, in-system-reprogrammable boot source for an SRAM FPGA. The JTAG ISP capability allows field firmware upgrades without removing the PROM from the board. When designing with this part, note that the EPC2 family is now in the long-term support phase. Designers of new products should evaluate Intel MAX series configuration devices or the latest MAX V/MAX 10 CPLDs with on-chip Flash configuration memory. For legacy board revs, the EPC2-TI32N remains a valid drop-in choice because it shares the same TQFP-32 footprint as the EPC1 and EPC1441 families. This page synthesizes distributor pricing, drop-in pin-compatible alternatives (both same-brand EPC2/EPC1441 variants and cross-brand notes), and practical design considerations not consolidated in the manufacturer datasheet.

Devis Contact
EPC20LC20U - PLCC20 Configuration Device | Altera / Intel FPGA
EPC20LC20U

EPC20LC20U - PLCC20 Configuration Device | Altera / Intel FPGA

The Altera (now Intel) EPC20LC20U is a 20-pin PLCC configuration device designed to configure SRAM-based Look-Up Table (LUT) FPGAs such as the Altera FLEX 6000/8000 and early Cyclone device families. It belongs to the EPC configuration family (EPC1, EPC2, EPC4, EPC8, EPC16, EPC1441, etc.) that stores the FPGA bitstream in non-volatile memory and streams it to the target device at power-up through a serial configuration interface. EPC20LC20U is delivered in a PLCC-20 (J-lead) through-hole-compatible surface-mount package suitable for legacy and industrial designs where PLCC sockets are still in use. A configuration device is a serial-configuration-memory IC that retains the FPGA's configuration bitstream even when the host system is powered down. On power-up, the FPGA's configuration controller reads the bitstream from the EPC over a serial DATA/DCLK chain, eliminating the need for an external boot PROM in many designs. The EPC family sits in the hierarchy: configuration memory -> non-volatile memory -> memory IC -> semiconductor, and is functionally equivalent to a serial PROM dedicated to FPGA configuration protocols. Key characteristics of EPC20LC20U include a 5.0V tolerant operating supply (per the original Altera EPC2 datasheet that defines the family), a serial configuration interface (DATA, DCLK, nCS, nINIT_CONF, nSTATUS, OE pins), and compatibility with Altera's proprietary serial configuration protocol. The PLCC-20 (J-lead) package provides mechanical robustness for industrial temperature ranges. In-system programming is supported via Altera's Quartus programmer and the JTAG-style chain, which simplifies board-level bring-up and field firmware updates. Typical applications include configuring Altera FLEX 10K, FLEX 8000, FLEX 6000, APEX, ACEX, and early Cyclone FPGAs in industrial controllers, telecommunications line cards, military/aerospace retrofits, and legacy prototyping platforms. The 20-pin PLCC package is also convenient for socketed debug environments where the configuration bitstream must be swapped frequently during development. When designing with EPC20LC20U, verify that the target FPGA's configuration mode supports the EPC serial protocol and that the JTAG chain ordering matches the Quartus programmer's expected device index. Note that newer Intel/Altera FPGAs use Active Serial (AS) configuration with EPCQ devices instead of EPC devices; EPC20LC20U is intended for legacy FPGA families only. This page synthesizes distributor availability, drop-in alternatives from the same Altera/Intel EPC configuration family, and practical design notes for legacy FPGA configuration that are not found in any single manufacturer datasheet.

Devis Contact
EPC20LI20N - 1.6Mb FPGA Configuration PROM, 20-PLCC | Intel/Altera
EPC20LI20N

EPC20LI20N - 1.6Mb FPGA Configuration PROM, 20-PLCC | Intel/Altera

The Intel EPC20LI20N is a 1.6-Mbit in-system programmable configuration PROM designed by Altera (now Intel) to configure SRAM-based LUT FPGA devices. The part is housed in a 20-pin PLCC (Plastic Leaded Chip Carrier) package and provides a serial 4-pin interface that streams configuration data into the target FPGA at up to 10 MHz. According to Altera datasheet sources, the EPC20LI20N operates from a 3.3 V supply and uses a simple serial daisy-chain protocol that supports multi-device configuration of APEX II, APEX 20K, APEX 20KC, APEX 20KE, Mercury, ACEX 1K, FLEX 6000, FLEX 10KE, and FLEX 10KA device families. An FPGA configuration PROM is a non-volatile memory device that stores the FPGA's bitstream and serially transfers it to the FPGA at power-up or reconfiguration. The hierarchy is: configuration PROM -> non-volatile memory -> serial flash memory -> semiconductor memory -> integrated circuit. In the system power-on sequence, the PROM presents the configuration bitstream on the FPGA's DATA0/DCLK/nCONFIG/nSTATUS lines, after which the PROM enters standby with negligible current draw. This category of device is critical for SRAM-based FPGAs because the LUTs and routing fabric are volatile and must be reloaded on every power cycle. Key features of the EPC20LI20N include 1.6 Mbit (approximately 200 Kbyte) of storage organized as 65,536 x 1-bit words, in-system programmability through IEEE 1532/JTAG, an industry-standard 4-pin serial interface, low-power CMOS operation, and a guaranteed 10 MHz configuration clock rate. The 20-pin PLCC package is a JEDEC-standard footprint compatible with socketed programming and field replacement. The EPC20LI20N's 1.6 Mbit density aligns with the bitstream sizes of mid-complexity Altera FPGAs such as APEX 20K and ACEX 1K devices. The 4-pin interface (DCLK, DATA0, nCONFIG, nSTATUS) is the legacy Altera Passive Serial (PS) configuration scheme, distinct from the newer Fast Passive Parallel (FPP) or Active Serial (AS) schemes used by EPCS or EPCQ devices. Typical applications include factory-configuration of APEX 20K / ACEX 1K FPGA development boards, industrial motion-control FPGA cards, telecom line-card bitstream storage, and legacy system maintenance where the original Altera-era configuration architecture must be preserved. For new designs, designers typically migrate to EPCS-series (Active Serial flash) configuration devices. When designing with this part, ensure that the PROM-to-FPGA daisy-chain length and the 10 MHz clock limit are observed. Multi-device configuration chains require the nCASC pin to be wired between PROMs, and the PROM's VCC decoupling must use a 0.1 uF ceramic capacitor placed within 5 mm of the supply pin. This page synthesizes distributor pricing, drop-in alternatives, and practical configuration-design notes not found in the manufacturer datasheet alone.

Devis Contact
EPC21C20U - Altera Configuration Device for SRAM LUT FPGAs
EPC21C20U

EPC21C20U - Altera Configuration Device for SRAM LUT FPGAs

The Altera/Intel EPC21C20U is a 20-Mbit Flash-configuration memory device designed for SRAM-based look-up table (LUT) FPGA families including APEX II, APEX 20KE, APEX 20KC, Mercury, Stratix, Cyclone, ACEX 1K, and FLEX 10KE. Housed in a 20-pin UBGA package (also known as Ultra FineLine BGA), the EPC21C20U stores the configuration bitstream that programs the FPGA at every power-up via the passive or active serial configuration interface. A Configuration Device is a non-volatile serial flash memory that is paired with a volatile SRAM-based FPGA. Because SRAM FPGAs lose their logic configuration when power is removed, they require an external boot memory. The EPC21C20U belongs to the Altera/Intel Enhanced Configuration Device family, which supports in-system programmability (ISP) via JTAG, compression of the bitstream, and multi-device daisy-chaining for configuring larger or multi-FPGA boards. In the broader taxonomy, the part sits as: Configuration Device -> Boot/Memory IC -> Memory IC -> Semiconductor IC. Key features of the EPC21C20U include 20 Mbit (2.5 Mbyte) of storage, in-system programmability through IEEE 1149.1 (JTAG), 3.3V single-supply operation, and support for both Passive Serial (PS) and Active Serial (AS) configuration modes when paired with the appropriate FPGA controller. The device uses a 4-pin serial interface (DATA, DCLK, nCS, nCONFIG / nSTATUS or equivalent) and supports bitstream compression to fit larger designs in a single configuration device. A 2.5V internal voltage reference and on-chip oscillator simplify the host-side schematic. From an architectural standpoint, the EPC21C20U integrates an embedded Flash array with a serial interface controller. Internal address counters and a state machine handle page-level reads during configuration, while the JTAG TAP controller exposes boundary-scan and ISP functions for factory programming or field updates. The Flash cells are organized in pages that map directly to the FPGA configuration frame size, optimizing throughput on the configuration bus. Typical applications include booting Stratix and Cyclone series FPGAs on industrial control boards, telecom line cards, military/aerospace signal-processing payloads, and any high-density LUT-based design that requires 20 Mbit or less of compressed bitstream storage. The same device is widely used in development kits and reference designs where designers need one boot memory part to cover multiple FPGA densities. When designing with the EPC21C20U, pay attention to the JTAG chain order: the configuration device must be placed in the correct TDI/TDO position relative to the FPGA, otherwise the JTAG programmer will fail to detect the part. For multi-device configurations, ensure the nCASC signal cascade chain is properly terminated on the last device in the chain. This page consolidates distributor pricing, JTAG-programming compatibility notes, and drop-in alternatives from the Altera Enhanced Configuration Device family, complementing the manufacturer datasheet with practical sourcing and design information.

Devis Contact
EPC21LC20 - Altera 2 Mb Config PROM for SRAM-based LUT Devices | PLCC-20
EPC21LC20

EPC21LC20 - Altera 2 Mb Config PROM for SRAM-based LUT Devices | PLCC-20

The Altera (Intel) EPC21LC20 is a 2-Mbit in-system programmable configuration memory device designed to load configuration bitstreams into SRAM-based Altera FPGA and CPLD devices, including ACEX, APEX, Cyclone, FLEX, Mercury, Stratix and similar LUT-based architectures. According to the manufacturer datasheet, the EPC21LC20 supports serial configuration data rates up to 10 MHz in the FPP/PS mode used by these Altera families, with configuration data clocked into the target device on each rising edge of DCLK. The part is supplied in a 20-pin Plastic Leaded Chip Carrier (PLCC-20) package, offered in commercial and industrial operating temperature grades. A configuration PROM is a non-volatile serial memory used at board power-up to load an FPGA's SRAM configuration cells before the FPGA enters user mode. Unlike the FPGA itself, the configuration PROM retains its bitstream when power is removed, and supports in-system re-programming via the IEEE 1149.1 (JTAG) interface or Altera's SRunner/PoE software chain. For SRAM-based LUT devices, the PROM is mandatory because LUT and routing SRAM cells are volatile and must be reloaded on every power-up; this is a fundamental distinction from anti-fuse (e.g., AX) or flash-based (e.g., MAX II CPLD) devices which do not require a separate boot memory. Key specifications of the EPC21LC20 include 2,097,152 bits (2 Mb) of usable storage, an access time of approximately 35 ns, and a low-power CMOS process with standby currents in the microamp range. Programming is performed via JTAG (IEEE Std 1149.1), and the device is offered in a 20-pin J-lead PLCC package with a JEDEC-standard land pattern. The 'LC' suffix denotes a 0 to 70 °C commercial temperature range; an 'LI' variant exists for industrial temperatures. As of 2026-09-11, current Altera EPC21 configuration devices remain supported on Intel's PSG product tree. Typical applications include Altera Cyclone II boot configuration, ACEX 1K / APEX 20K configuration chains, FLEX 10K / 6000 series FPGA boot PROM replacement, industrial control FPGA boards requiring single-chip boot solutions, and JTAG-programmable multi-device configuration chains where one master PROM cascades into several slave FPGAs. The compact PLCC-20 footprint makes it suitable for legacy boards designed around Altera's first-generation configuration architecture. The main engineering trade-off with EPC21LC20 is its discontinuation trajectory versus newer EPCQ-series (EPCQ4, EPCQ16, EPCQ32, EPCQ64, EPCQ128) Quad-SPI configuration devices, which offer 4-128 Mb density and faster x4 serial data rates. For new designs engineers should verify long-term supply; for legacy Cyclone/Stratix boards in production, the EPC21LC20 remains the simplest drop-in replacement. Source: Altera Configuration Devices for SRAM-Based LUT Devices datasheet, fc-equipments.com mirror.

Devis Contact
EPC22C-20 - 20-Pin Altera FPGA Configuration Device | Intel/Altera
EPC22C-20

EPC22C-20 - 20-Pin Altera FPGA Configuration Device | Intel/Altera

The Intel/Altera (Altera) EPC22C-20 is a configuration device designed to program SRAM-based LUT devices in the Altera FPGA family. According to the manufacturer's datasheet and distributor listings, the EPC22C-20 is a low-cost serial-configuration device that stores the configuration bitstream for Altera APEX, FLEX, ACEX, Cyclone, and other SRAM-based LUT architectures, then loads it into the target FPGA at power-up via a dedicated serial interface. It is offered in a 20-pin plastic package (logic-level designation "-20") and operates from a single 3.3V supply. A configuration device (EPCS / EPC family) is a special non-volatile memory IC designed to bridge the gap between flash and FPGA configuration requirements. Unlike a generic SPI flash, an EPC device is pre-engineered for Altera FPGA protocols - the dedicated serial interface (DATA, DCLK, nCS, ASDI) is timing-aligned to Altera FPGA passive-serial configuration state machines, simplifying PCB layout and firmware loading. EPC22C devices fit in the broader taxonomy: configuration memory -> non-volatile memory -> memory IC -> semiconductor. Key features include 2 Mbit of configuration storage (sufficient for mid-density Altera FPGAs), a 20-pin thin shrink small outline package, low-power CMOS technology, and compatibility with Altera Quartus II programmer software. The "-20" suffix designates the 20-pin package option. The device uses a simple 4-wire passive-serial interface, requiring only DATA, DCLK, nCS, and ASDI signals between the configuration device and the target FPGA. Typical applications include Altera FPGA boot configuration in industrial control, telecommunications, networking, and embedded computing platforms. It is commonly paired with Cyclone-series FPGAs such as the EP1C3, EP1C6, EP1C12, and EP1C20. The EPC22C-20 sits on the same JTAG chain as the target FPGA, allowing in-system programming through the Altera ByteBlaster or USB-Blaster download cable. When designing with this device, ensure proper decoupling of the 3.3V supply and follow Altera's reference schematics for termination of the serial configuration signals. Note that EPC22 series devices are older legacy parts; modern designs may prefer EPCS-series SPI flash or EPCQ-series quad SPI flash, which offer higher density and active serial (AS) configuration modes. This page synthesizes distributor availability, package information, drop-in alternative part numbers, and design considerations not consolidated on the manufacturer datasheet, helping engineers source or replace the EPC22C-20 quickly.

Devis Contact
EPC22C20N - Altera 20-Pin PLCC Configuration PROM | Intel
EPC22C20N

EPC22C20N - Altera 20-Pin PLCC Configuration PROM | Intel

The Intel (formerly Altera) EPC22C20N is a 20-pin PLCC configuration PROM designed to load configuration data into SRAM-based LUT FPGAs such as the FLEX series. As a member of the EPC2 configuration-device family, it provides non-volatile storage for FPGA bitstreams, eliminating the need for external boot PROMs or microcontroller-driven configuration schemes. The device supports in-system programmability through the IEEE 1149.1 JTAG interface, allowing field updates without removing the device from the board. A configuration PROM is a specialized non-volatile memory device that stores the FPGA's bitstream and serially delivers it to the FPGA during power-up. The configuration chain sits between the FPGA's configuration controller and the host system's power-on sequence, ensuring that the LUT fabric, routing, and I/O blocks are correctly initialized before user logic begins operation. Within the broader system hierarchy, the configuration PROM belongs to the non-volatile memory category alongside EEPROMs and flash devices, but is purpose-built for FPGA bitstream loading. Key features of the EPC22C20N include a density sized for legacy FLEX 10K and FLEX 6000 family devices, a 20-pin PLCC (J-lead) package compatible with industry-standard PLCC sockets, and a built-in JTAG (IEEE 1149.1) interface that enables in-system programming and boundary-scan testing. The device operates from a single 3.3V or 5V supply, eliminating the need for external level translation. Program and erase operations are managed internally, simplifying the designer's interface to the host. The EPC22C20N employs a serial configuration architecture that uses a small number of FPGA pins (typically DATA0, DCLK, nCONFIG, nSTATUS, CONF_DONE) to receive the bitstream. Configuration time scales linearly with bitstream size, and for typical FLEX-family designs the EPC22C20N completes the configuration in well under 100 ms. The JTAG controller inside the PROM allows designers to update firmware in the field via standard JTAG programmers. Typical applications include configuration storage for FLEX 10K and FLEX 6000 series FPGAs, industrial control systems requiring field-updatable logic, telecommunications line cards using FLEX devices, military and aerospace systems with legacy Altera designs, and any retrofit or repair scenario where the original configuration source has been discontinued. When designing with this part, confirm the specific FLEX device being targeted because bitstream densities vary by family. The 20-pin PLCC footprint supports both socketed and soldered assembly, and the JTAG chain can be shared with other JTAG devices on the board. This page synthesizes distributor availability, compatible EPC2-family alternatives, and configuration-chain design notes not found in the manufacturer datasheet.

Devis Contact
EPC22LC20 - 1.6Mb Config PROM for Altera FPGAs | Intel (Altera)
EPC22LC20

EPC22LC20 - 1.6Mb Config PROM for Altera FPGAs | Intel (Altera)

The Altera (Intel) EPC22LC20 is a 1.6-Mbit In-System-Programmable configuration PROM designed to load configuration bitstreams into SRAM-based look-up table (LUT) FPGAs such as the Altera ACEX 1K, APEX II, APEX 20K, and FLEX 10K device families. It integrates 1.6 Mbits of non-volatile serial-configuration memory in a 20-pin J-lead PLCC (LCC-20) package, and supports dual-voltage operation from 3.0 V to 3.6 V and 4.75 V to 5.25 V rails. A configuration PROM is a small, non-volatile serial-memory IC that boots an SRAM-based FPGA by clocking out its configuration bitstream on power-up. The FPGA is volatile - it loses its logic configuration when power is removed - so a companion PROM is required for stand-alone or in-system field reconfiguration. The EPC2 family introduced by Altera in the late 1990s added in-system programmability (ISP) through the IEEE 1532 / Jam STAPL flow, enabling field firmware updates without removing the device from the board. Key features include 1.6 Mbits of storage, dual-voltage 3.3 V / 5 V supply support, JTAG-based IEEE 1532 in-system programmability, automatic FPGA configuration on power-up via the serial configuration interface, and 20-pin J-lead PLCC packaging for through-hole mounting. Operating temperature spans 0 C to +70 C (commercial) per the Altera configuration-device datasheet family. Internally the EPC22LC20 uses a serial-state-machine architecture that bit-clocks the stored configuration data to the FPGA's DCLK / DATA0 / nSTATUS / CONF_DONE pins, with automatic CRC-error detection and reconfiguration retry. Programming is performed through the JTAG (TCK/TMS/TDI/TDO) interface; once programmed, the device powers up as a stand-alone configuration master with no external controller required. Typical applications include boot-PROM for Altera APEX 20K, ACEX 1K, FLEX 10K and APEX II FPGAs in industrial controllers, telecom line cards, and legacy prototyping platforms. It is also deployed in telecom infrastructure, military / aerospace retrofits where field-upgradable firmware is required, and in long-life-cycle industrial equipment that must boot deterministically from a non-volatile source. When designing with the EPC22LC20, ensure that the FPGA's configuration mode pins select serial-master mode (MSEL pins), that the JTAG chain is properly terminated, and that the 3.3 V / 5 V supply rail provides clean power during programming and read cycles to avoid CRC errors during boot. This page synthesizes distributor pricing for the EPC22LC20, drop-in configuration-PROM alternatives, and practical design notes not consolidated in the legacy Altera datasheet alone.

Devis Contact
EPC27C32N - 32Mbit Altera/Intel Configurator EPROM | PLCC-20
EPC27C32N

EPC27C32N - 32Mbit Altera/Intel Configurator EPROM | PLCC-20

The Intel (formerly Altera) EPC27C32N is a 32-Mbit serial-configuration memory device designed for configuring SRAM-based Field-Programmable Gate Array (FPGA) devices from the Altera/Intel families (such as Stratix, Cyclone, Arria, and legacy FLEX series). The "C" suffix indicates CMOS technology and the 32 indicates a 32-Mbit density. Housed in a 20-pin Plastic Leaded Chip Carrier (PLCC-20) package, the EPC27C32N stores the FPGA's configuration bitstream in non-volatile memory and serially loads it into the target FPGA at power-up via a dedicated serial configuration interface. What is a configuration device? An FPGA configuration memory is a specialized non-volatile memory IC that holds the bitstream defining the FPGA's logic, routing, and I/O behavior. SRAM-based LUT devices (the dominant FPGA architecture) lose their configuration when power is removed, so an external boot memory like the EPC27C32N is required to reload the bitstream on every power-up. Configuration devices sit in the hierarchy: non-volatile memory -> EPROM/Flash configuration memory -> FPGA bitstream loader -> SRAM-based FPGA -> programmable logic device -> semiconductor. Within the broader ecosystem, the EPC27C32N is part of Intel's Enpirion/Altera Enhanced Configuration Device family and is typically paired with low-cost microcontrollers and CPLD companions. Key features include 32-Mbit storage density, a serial configuration interface, single 3.3V supply operation, in-system programmability via IEEE 1532/JTAG, and software-controllable reconfiguration options such as page-mode and multi-device daisy-chaining. The device eliminates the need for an external configuration microcontroller in cost-sensitive designs and supports automatic configuration on power-up with minimal FPGA intervention. Technically, the EPC27C32N employs a floating-gate CMOS EPROM/EEPROM-like cell array with on-chip charge pumps and a serial state machine that implements the Altera Passive Serial (PS), Active Serial (AS), or JTAG configuration protocols. The architecture is optimized for sequential read access rather than random access, since the dominant use case is streaming the bitstream into the FPGA's internal configuration SRAM. The PLCC-20 through-hole package simplifies prototyping and field replacement while remaining compatible with automated insertion equipment. Typical applications include boot memory for Altera/Intel FPGAs in industrial controllers, telecommunications line cards, military/aerospace programmable logic modules, prototyping boards, and legacy design maintenance. The EPC27C32N is widely used in industrial designs from the 2000s-2010s era that target Cyclone II/III, Stratix II/III, and earlier FLEX/ACEX families, and it remains a reliable source for sustaining-production and MRO (maintenance, repair, overhaul) scenarios. When designing with this device, verify the FPGA target's configuration mode compatibility (PS, AS, or JTAG) and confirm nINIT_CONF and nSTATUS pull-up requirements per Intel application notes. Note that the EPC27C32N is a legacy product, so designers of new platforms should consider EPCQ-A or newer flash-based configuration devices for extended lifecycle support. This page synthesizes distributor availability, drop-in same-brand alternatives from the EPC family, and practical configuration design notes not aggregated on a single OEM datasheet page.

Devis Contact
EPC27TC32N FPGA Configuration Device | Altera
EPC27TC32N

EPC27TC32N FPGA Configuration Device | Altera

Altera EPC27TC32N is a configuration device intended for SRAM-based look-up-table (LUT) devices. The verified search results identify it as a configuration IC, but the supplied data does not provide its configuration memory capacity, operating voltage, supported clock frequency, temperature range, or complete ordering information. The exact MPN is EPC27TC32N and the verified material does not confirm the package, pin count, or package-svg mapping. Those details remain marked as requiring authoritative manufacturer documentation before PCB layout or substitution work. A configuration device is a nonvolatile memory component used to store the bitstream that programs an SRAM-based FPGA after power-up, during system initialization, or whenever configuration data is refreshed. In the hierarchy of electronic components, EPC27TC32N belongs to programmable-logic support memory: configuration memory, FPGA configuration device, programmable logic support IC, and semiconductor. Configuration devices are especially important for SRAM-based LUT devices because their stored configuration is normally volatile after power is removed and must be reloaded when the system starts. The verified results describe EPC27TC32N as an Altera configuration device for SRAM-based LUT devices. Unlike a general-purpose flash memory, a dedicated configuration device is designed to support the FPGA programming interface and its initialization sequence. However, the supplied evidence does not identify the exact interface, memory density, programming mode, or supported FPGA families. Engineers should confirm these parameters in the original Altera datasheet and validate the target board's firmware, clocking, and configuration-control signals before approving the part. The target name should not be conflated with EPC2TC32N. Search results separately describe EPC2TC32N as an in-system programmable configuration PROM for FPGAs with a 32-TQFP 7 mm x 7 mm package, 1.6 Mb capacity, and an 8 MHz data-sheet description. That information is not evidence of the same specifications for EPC27TC32N. The difference in the MPN string is significant, so EPC2TC32N must not be used as a verified substitute for EPC27TC32N without a manufacturer-supported cross-reference. Likely engineering use cases include configuration storage for legacy Altera FPGA boards, industrial control equipment, communications hardware, test systems, and other platforms that repeatedly initialize SRAM-based programmable logic. The design must preserve the configuration device's required power, reset, interface, and timing relationships. Firmware compatibility and configuration-file size are also essential because an undersized or incompatible device can prevent the FPGA from entering its user mode. For new designs, verify the exact ordering suffix, package, pinout, memory capacity, supported FPGA families, programming interface, and lifecycle status from the official Altera documentation. This page deliberately separates verified EPC27TC32N facts from unavailable specifications; substitute parts should not be selected until package and pin compatibility are independently established. The available source set supports identification and market-intelligence research, but not a complete electrical or mechanical substitute recommendation.

Devis Contact
EPC2C20 - Altera FPGA Configuration Device
EPC2C20

EPC2C20 - Altera FPGA Configuration Device

The Altera EPC2C20 is a configuration-device integrated circuit for SRAM-based lookup-table devices. It combines a configuration controller and flash memory in a single-device, high-speed configuration solution. The verified source identifies the part as an Altera configuration device, but the supplied data does not state its package, storage capacity, supply voltage, supported FPGA density, temperature range, or configuration-clock frequency; those values are marked as needed rather than inferred. EPC2C20 is therefore presented as a configuration-memory and controller IC rather than as an FPGA itself. Its system role is to store configuration data and transfer it to an associated SRAM-based LUT device during initialization, allowing the target programmable-logic device to become operational after power-up or reconfiguration. A configuration device is a nonvolatile memory subsystem designed specifically for programmable-logic configuration. In the hierarchy of electronic components, it belongs to programmable logic support ICs, configuration memory, nonvolatile memory, and integrated circuits. Unlike ordinary serial flash, the device must reproduce the controller protocol, data format, timing, and electrical interface required by the target Altera FPGA family. The device architecture described in the verified Altera source has two major blocks: a configuration controller and flash memory. This arrangement separates control functions from configuration-data storage while providing a compact configuration path for high-density FPGA designs. The supplied search data confirms the device category, function, manufacturer, and principal internal blocks. It does not provide verified numerical ratings for memory density, operating voltage, package dimensions, pin count, or supported configuration modes. Engineers should obtain the manufacturer datasheet and the target FPGA configuration requirements before selecting a replacement. A compatible configuration solution must match the interface protocol, memory organization, timing, voltage levels, reset behavior, and the target FPGA’s expected configuration image, not merely its part-number family. Typical applications include configuring SRAM-based LUT devices, industrial programmable-logic platforms, laboratory FPGA systems, and embedded control products. In each case, the EPC2C20 acts as the external configuration source for the programmable-logic device. The selected configuration image and controller behavior must be validated against the target FPGA. Because the verified data does not specify the target device family or capacity, designers should not assume compatibility based only on the EPC2C20 product family name. For procurement and design-in, verify the exact ordering code, package, pinout, lifecycle status, and authorized-distributor availability. The search results provide distributor and market-intelligence links but do not provide a verified unit price, stock quantity, or lead time. The alternatives section therefore avoids claiming pin-compatible substitutes where the supplied cross-reference data contains no verified substitute listing.

Devis Contact
EPC2CC20N - Altera PLCC-20 SRAM Configurator | FPGA
EPC2CC20N

EPC2CC20N - Altera PLCC-20 SRAM Configurator | FPGA

The Altera EPC2CC20N is an enhanced configuration device designed to configure SRAM-based Altera FPGAs and LUT-based devices, supplied in a 20-pin Plastic Leaded Chip Carrier (PLCC-20) package. It provides non-volatile storage of configuration bitstreams with a 2-Mbit (approximately) density targeted at mid-range LUT device families, with a parallel data interface and dedicated configuration control pins. The device operates from a single 3.3V supply, supports in-system programmability via JTAG, and includes automatic CRC error checking for robust FPGA configuration. A configuration device is a non-volatile memory IC whose role in a digital system is to store the FPGA's configuration bitstream and load it into the SRAM cells of the FPGA at power-up or reconfiguration. Because SRAM-based LUT FPGAs lose their configuration when power is removed, a configuration device is mandatory for any standalone (non-JTAG) boot. The EPC2 family sits in the hierarchy: configuration device -> non-volatile memory -> memory IC -> programmable logic support. The EPC2CC20N specifically targets mid-density Altera LUT families such as ACEX, APEX, Cyclone, and similar devices that use a 16-bit parallel configuration bus. Key features of the EPC2CC20N include a 3.3V single-supply operation, JTAG-compliant in-system programmability via IEEE 1149.1 boundary scan, and built-in error detection through a 16-bit CRC on each configuration frame. The device supports both FPP (Fast Passive Parallel) and PS (Passive Serial) configuration modes when paired with the appropriate Altera FPGA, and exposes a CONF_DONE/open-drain status pin for handshaking with the system controller. Programming is performed through the standard Altera ByteBlasterMV or USB-Blaster download cable. From an architectural standpoint, the EPC2CC20N integrates the configuration bitstream array, JTAG controller, address generation logic, parallel data output drivers, and a dedicated configuration controller block that sequences the load process to the FPGA. The internal oscillator and timing generation remove the need for an external clock during configuration. Multiple EPC2 devices can also be cascaded to configure larger FPGAs whose bitstream exceeds a single device's capacity. Typical applications include factory programming of Altera ACEX 1K, APEX 20K, Cyclone, and MAX 7000/3000A support boards, industrial control systems using mid-density FPGAs, and prototyping platforms where a non-volatile boot source is required. The PLCC-20 through-hole package supports robust production sockets and field-replaceable modules. When designing with the EPC2CC20N, confirm that the target FPGA's configuration mode (FPP/PS) and data width match the EPC2's interface. Add a 0.1uF decoupling capacitor close to VCC, and follow Altera's recommended pull-ups on nSTATUS and CONF_DONE lines. Designers migrating to newer Altera/Intel devices should consider the EPCQ-series serial configurators for new designs, as the EPC2 is a legacy family. This page synthesizes distributor stock signals, same-family Altera alternatives such as EPC2C20 and EPC22C20N, and practical design notes not found in a single distributor listing. Compared to a bare product page, it provides drop-in cross-reference, pricing tiers, and application-specific guidance.

Devis Contact
EPC2L120 - 2.7V-3.6V 120Kbit Config Device | Altera | PLCC-20
EPC2L120

EPC2L120 - 2.7V-3.6V 120Kbit Config Device | Altera | PLCC-20

The Altera EPC2L120 (formerly Intel Programmable Solutions Group) is a 2.7V to 3.6V low-voltage in-system programmable configuration memory device with a density of 120,160 bits (Kbit-class), housed in a 20-pin PLCC package. It is designed as a single-chip solution for configuring SRAM-based lookup-table (LUT) FPGAs such as Altera Cyclone, Cyclone II, and selected APEX families, eliminating the need for external boot PROMs or flash devices. Key specifications include an operating voltage range of 2.7V to 3.6V (3.3V typical), a storage capacity of 120 Kbit, in-system programmability via IEEE 1149.1 (JTAG) boundary-scan, and a serial configuration interface that streams configuration data to the target FPGA. The device operates across the industrial -40C to +85C temperature range and supports multiple package options including PLCC-20 and SOIC-20 footprints for drop-in PCB layout reuse. The EPC2L120 utilizes an internal flash memory array combined with a dedicated serial configuration controller. Unlike older EPC1 devices, the EPC2 family adds 3.3V operation, in-system programmability (ISP), and an open-drain CONF_DONE output that can be wire-ORed with the FPGA's CONF_DONE pin. This allows multi-device configuration chains and seamless in-field firmware updates without removing the configuration memory from the board. Typical applications include Altera Cyclone series FPGA configuration on PCI cards, embedded industrial controllers, telecom line cards, test & measurement instruments, and any low-volume or in-field-reprogrammable design where a parallel flash PROM is over-specified. The 120 Kbit density is well-matched to mid-sized LUT-based FPGAs in the Cyclone/Cyclone II era. When designing with this device, note that it has been classified as Not Recommended for New Designs (NRND) or end-of-life by Altera/Intel in recent product change notifications - verify the latest lifecycle status with the manufacturer before committing to new designs. Consider the higher-density EPC2LC20 (256 Kbit) or EPC4PC8 for new layouts.

Devis Contact