EPC21LC20 vs EPC2LC20 तुलना

विस्तृत दोनों ओर की तुलना EPC21LC20 द्वारा Intel और EPC2LC20 द्वारा Altera. मुख्य विशेषताओं, इलेक्ट्रिकल पैरामीटर, पैकेजिंग, चक्र स्थिति, मूल्यांकन और उपलब्धता को तुलना करके अपनी डिजाइन की आवश्यकताओं के लिए सबसे अच्छा घटक निर्धारित करें。

विशेषता तुलना

पैरामीटर EPC21LC20 EPC2LC20
ब्रांड Intel Altera
श्रेणी Memory ICs Memory ICs
लाइफसाइकिल स्थिति सक्रिय NRND
यूनिट मूल्य (USD) — $7.20
मेमोरी प्रकार Serial Configuration PROM (Flash-based, in-system programmable) Non-volatile configuration PROM
Density 2 Mb (2,097,152 bits) —
Configuration Mode Supported Serial (PS) for Altera SRAM-based LUT FPGAs —
Maximum DCLK Frequency 10 MHz —
Access Time approximately 35 ns [DATA_NEEDED: confirm exact datasheet figure] —
Programming Interface IEEE 1149.1 (JTAG) IEEE 1149.1 (JTAG) ISP, 5.0-V and 3.3-V tolerant
Program/Erase Endurance 100 cycles minimum [DATA_NEEDED: confirm from datasheet] —
Operating Voltage (VCC) 3.0 V to 3.6 V (3.3 V typical) —
Standby Current [DATA_NEEDED: ICCSB value] —
Active Read Current [DATA_NEEDED: ICC active current] —
Operating Temperature (commercial) 0 °C to +70 °C (LC suffix) —
Operating Temperature (industrial) [DATA_NEEDED: -40 to +85 °C for LI variant] —
पैकेज / केस 20-pin PLCC (J-lead, JEDEC MS-018) —
माउंटिंग प्रकार Surface Mount (PLCC socket or solder) Surface Mount
MSL स्तर [DATA_NEEDED: confirm moisture sensitivity level] —
RoHS स्थिति [DATA_NEEDED: confirm from Altera product page] Non-Compliant (original Altera Pb-containing part)
Lead-Free (Pb-free) [DATA_NEEDED: confirm] —
Compatible FPGA Families ACEX, APEX, Cyclone, FLEX, Mercury, Stratix (SRAM-based LUT) —
JTAG Boundary-Scan Compliant Yes (IEEE Std 1149.1) —
Data Width 1 bit (serial DATA output) —
मेमोरी आकार — 1.6 Mbit
Configuration Interface — Serial (x1) to FPGA via DCLK/nCONFIG/nSTATUS/CONF_DONE
Supply Voltage VCC — 3.0 V to 3.6 V (3.3-V operation)
ISP Voltage Range — 5.0 V or 3.3 V
Supported FPGA Families — ACEX 1K, APEX 20K/20KC/20KE, APEX II, Arria GX, Cyclone, Cyclone II, FLEX 10K, FLEX 6000, MAX 9000
Cascade Support — Yes - daisy-chain multiple EPC2 devices via JTAG for larger bitstreams
पैकेज — 20-pin PLCC (J-lead, 9x9 mm)
ऑपरेटिंग तापमान — -40C to +85C (industrial) [DATA_NEEDED: exact grade from datasheet]
Lead-Free Version — EPC2LC20N available as lead-free equivalent
Programming Support — Altera Programming Unit (APU), Quartus II, JTAG programmer
Boundary-Scan — IEEE 1149.1 compliant, 8-bit or 16-bit JTAG

डेटाशीट और संसाधन

सभी उत्पादों को देखें BOM बनाएं कीट की अनुरोध