EP610ILC-10 vs EP610IPC-25 Perbandingan
Perbandingan bersamaan detil EP610ILC-10 dari Altera dan EP610IPC-25 dari Intel. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.
Perbandingan Spesifikasi
| Parameter Umum | EP610ILC-10 | EP610IPC-25 |
|---|---|---|
| Merek | Altera | Intel |
| Kategori | FPGA & CPLD | FPGA & CPLD |
| Status Lingkungan Hidup | Obsolete | NRND |
| Device Family | Classic EPLD | — |
| Product Type | UV-Erasable / OTP PLD | — |
| Architecture | PAL-type with macrocells | PAL-type, CMOS, Erasable |
| Macrocells | 16 | — |
| Usable Gates | 300 | — |
| Product Terms | 160 | 160 |
| I/O Pins | 16 | — |
| Dedicated Inputs | 4 | — |
| Tegangan Pemuat | 5 V (single supply) | — |
| Pin-to-Pin Delay (tPD) | 10 ns (grade -10) | — |
| Counter Frequency (fCNT) | 100 MHz | — |
| Logic Family Compatibility | TTL (5 V CMOS/TTL-compatible I/O) | — |
| Paket | PLCC-28 (plastic J-lead chip carrier) | 24-pin PDIP (Plastic DIP) |
| Tipe Mounting | Surface Mount (PLCC socket or solder) | Through-Hole |
| Suhu Kerja | [DATA_NEEDED: operating temperature range] | 0 °C to +70 °C (Commercial) |
| Status RoHS | [DATA_NEEDED: RoHS compliance] | Non-compliant (contains Pb, PDIP package) |
| Family | — | Classic EPLD (EP610) |
| Propagation Delay (tpd) | — | 25 ns (max) |
| Supply Voltage (VCC) | — | 4.75 V to 5.25 V |
| Maximum Inputs | — | 20 |
| Maximum I/O Pins | — | 16 |
| Dedicated Outputs | — | 16 |
| Technology | — | CMOS, UV-erasable (windowless in IPC pkg) |
| TTL Compatibility | — | 100% TTL emulation |
| Level MSL | — | [DATA_NEEDED: MSL level] |
| Logic Capacity | — | Equivalent to ~24 standard 24-pin PALs |