EP910PI-20 vs EP910PI-15T Perbandingan

Perbandingan bersamaan detil EP910PI-20 dari Altera dan EP910PI-15T dari Altera. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.

Perbandingan Spesifikasi

Parameter Umum EP910PI-20 EP910PI-15T
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Device Family Altera Classic EPLD Family —
Macrocells 24 24
Propagation Delay (tPD) 20 ns 15 ns max (speed grade -15)
Paket PDIP-40 (PI suffix) 40-pin PDIP (Plastic DIP, R-PDIP-T40)
Tipe Mounting Through-Hole Through-Hole
Supply Voltage (VCC) 5 V (+/- 5%) —
Suhu Kerja -40C to +85C (industrial) [DATA_NEEDED: industrial/commercial temp range]
Technology CMOS EPROM (UV-erasable windowed variants available) CMOS EEPROM (electrically erasable)
Configuration Method Non-volatile EPROM (no boot PROM required) —
Dedicated Inputs 12 12
Bidirectional I/O Pins 24 —
Maximum Counter Frequency 125 MHz —
Output Drive Current (IOL) 24 mA (TTL-compatible) —
Programmable Polarity Yes (XOR gate per macrocell) —
Macrocell Flip-Flop Yes (D-type, programmable) —
Power Dissipation [DATA_NEEDED: typical power dissipation in mW] —
Programming Interface JEDEC file via Altera programming hardware —
Status RoHS unknown [DATA_NEEDED: original Altera part; likely non-RoHS as 5V PDIP]
MIL-STD-883 Variant EP910DM/883B (separate part number) —
Product Type — Classic EPLD (Erasable Programmable Logic Device)
Family — Altera Classic EPLD (EP910 series)
I/O Pins — 24
Logic Blocks — 6 LABs of 4 macrocells each (Classic architecture)
Tegangan Pemuat — 4.5 V to 5.5 V (5 V nominal)
Output Drive Current — [DATA_NEEDED: per-pin DC output current, mA]
Programming — JEDEC-standard, serial/parallel programmer

Spek dan Sumber

Buka Semua Produk Buat BOM Ajukan Diskon