EPM3256AFC256-7 vs EPM3256AFC256-10 Perbandingan
Perbandingan bersamaan detil EPM3256AFC256-7 dari Altera dan EPM3256AFC256-10 dari Altera. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.
Altera
EPM3256AFC256-10 - 256-Macro CPLD MAX 3000A | Intel / Altera | FBGA-256
EPM3256AFC256-10 ⚠ Waktu Beli TerakhirPerbandingan Spesifikasi
| Parameter Umum | EPM3256AFC256-7 | EPM3256AFC256-10 |
|---|---|---|
| Merek | Altera | Altera |
| Kategori | FPGA & CPLD | FPGA & CPLD |
| Status Lingkungan Hidup | Obsolete | Waktu Pembelian Terakhir |
| Family | MAX 3000A | MAX 3000A |
| Device Type | CPLD (Complex Programmable Logic Device) | CPLD (Complex Programmable Logic Device) |
| Macro Cells | 256 | 256 |
| Logic Array Blocks (LABs) | 16 | 16 (16 macrocells each) |
| Usable Gates | 10,000 | 5,000 |
| User I/Os | 161 | — |
| Pin-to-Pin Logic Delay | 4.5 ns (max) | — |
| Counter Frequency | 227.3 MHz (max) | — |
| Propagation Delay (tpd) | 10 ns | — |
| Core Voltage | 3.3 V | — |
| I/O Compatibility | 5.0 V / 3.3 V / 2.5 V (MultiVolt I/O) | — |
| Process Technology | CMOS EEPROM, 0.30 µm | — |
| In-System Programmability | IEEE Std. 1532-compliant 3.3-V ISP | Yes (3.3 V ISP via JTAG IEEE 1149.1) |
| Boundary-Scan Test | JTAG (IEEE 1149.1) | — |
| Paket | FBGA-256 (FineLine BGA), 256 balls | 256-ball FBGA (Fine-Line BGA) |
| Suhu Kerja | 0 °C to 70 °C (Commercial) | 0°C to +70°C (Commercial) |
| Speed Grade | -7 | — |
| Status RoHS | [DATA_NEEDED: RoHS compliance status] | [DATA_NEEDED: RoHS compliance status] |
| Logic Family | — | CMOS (EEPROM-based) |
| Maximum User I/Os | — | 161 |
| Propagation Delay (tPD) | — | 10 ns |
| Internal Counter Frequency (fCNT) | — | 95.2 MHz |
| Supply Voltage (VCCINT) | — | 3.3 V |
| I/O Voltage Tolerance | — | 5.0 V tolerant |
| Pitch | — | [DATA_NEEDED: BGA ball pitch] |
| Tipe Mounting | — | Surface Mount |