EPM9320GC280-15 vs EPM9320BC356-15 Perbandingan

Perbandingan bersamaan detil EPM9320GC280-15 dari Altera dan EPM9320BC356-15 dari Altera. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.

Perbandingan Spesifikasi

Parameter Umum EPM9320GC280-15 EPM9320BC356-15
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete NRND
Family MAX 9000 (EPM9320) MAX 9000
Device Type CPLD - Complex Programmable Logic Device CPLD (Complex Programmable Logic Device)
Architecture CMOS EEPROM-based, Multiple Array MatriX (MAX) Multiple Array MatriX (MAX) - third generation
Usable Gates 6,000 —
Macrocells 320 320
Logic Array Blocks (LABs) 20 (16 macrocells per LAB) —
Pin-to-Pin Propagation Delay 15 ns —
Maximum Internal Frequency 117.6 MHz —
Maximum User I/O Pins 164 —
Supply Voltage (VCC) 4.75 V to 5.25 V 4.75 V to 5.25 V (5.0 V typical)
I/O Voltage Levels 3.3 V or 5 V (configurable) —
Programmability 5.0-V in-system programmable (ISP) via IEEE 1149.1 JTAG —
Paket 280-pin Ceramic Pin Grid Array (CPGA-280) 356-ball LBGA (BGA-356, 35x35 mm)
Tipe Mounting Through-hole (PGA socket) Surface Mount
Suhu Kerja 0 C to +70 C (commercial) —
Level MSL 3 (168 hours) —
Status RoHS ROHS3 compliant (per fpgalink listing) [DATA_NEEDED: RoHS compliance status]
Technology Node CMOS EEPROM, third-generation MAX —
Pin-to-Pin Delay (max) — 15 ns
Process Technology — CMOS EEPROM
In-System Programmability — Yes (5.0-V ISP via JTAG)
JTAG Interface — IEEE Std. 1149.1 compliant
Programmable Type — In System Programmable
Operating Temperature Grade — Commercial
Lead-Free — [DATA_NEEDED: lead-free status]

Spek dan Sumber

Buka Semua Produk Buat BOM Ajukan Diskon