EPF10K70RC240-3N - FLEX 10K FPGA, 70K Gates, 240-RQFP | Intel
MPN: EPF10K70RC240-3N ✗ Akhir HidupEPF10K70RC240-3N Ringkasan
An FPGA (Field Programmable Gate Array) is a programmable logic device whose function is defined by a configuration bitstream loaded into on-chip SRAM at power-up. Each logic element contains a 4-input LUT, a programmable register, and a carry chain; logic elements are grouped into Logic Array Blocks (LABs) and LABs are stitched together by a continuous routing network. The FLEX 10K family pioneered the embedded-array-block (EAB) concept, where each EAB provides up to 2,048 bits of dual-port RAM or a small ROM/FIFO function, making the family suitable for datapath, glue logic, and PCI-bus bridge designs.
Key features include PCI SIG Revision 2.2 compliance for plug-and-play host-bridge designs, MultiVolt I/O support for interfacing 5.0 V, 3.3 V and 2.5 V buses without external level shifters, on-chip JTAG (IEEE 1149.1) boundary-scan, passive parallel asynchronous configuration via EPROM or microcontroller, and standby currents typically under 5 mA. The device exposes 189 general-purpose I/Os arranged in four I/O banks with programmable slew-rate and pull-up resistors.
The EPF10K70RC240-3N is supported by the Altera MAX+PLUS II and Quartus II (legacy 9.x and earlier) design suites, which provide synthesis, place-and-route, simulation, and programming file generation. Designers moving to active development should note that FLEX 10K is a mature, legacy family and Intel/Arrow support is limited to long-term stock channels.
Typical applications include PCI bus interface controllers, industrial glue-logic replacement, telecom backplane bridging, and legacy ASIC prototyping where pin-compatible migration is required. Engineers should verify configuration memory selection and JTAG chain integrity before volume deployment.
Alternatif penggantian untuk EPF10K70RC240-3N — paket yang sama, pin-pada-pin kompatibel. Bagian paket yang berbeda memerlukan kerja ulang PCB diabaikan.
Variasi di dalam seri ini
Model-series yang sama yang kompatibel dengan penggantian EPF10K70RC240-3N (sama faktor bentuk dan footprint) — berbeda di dalam Operating Temperature, Package, Family, Configuration Method, RoHS Status.
EPF10K70RC240-3
✅ Drop-InKontak untuk harga
Lihat Datasheet →EPF10K70RC240-2N
Kontak untuk harga
Lihat Datasheet →EPF10K70RC240-2
✅ Drop-InKontak untuk harga
Lihat Datasheet →EPF10K70RC240-4N
✅ Drop-InKontak untuk harga
Lihat Datasheet →EPF10K100ERC240-3N
✅ Drop-In📋 Alternatif referensi (tidak dalam katalog)
EPF10K130EQI240-2N
✅ Drop-InKontak untuk harga
Lihat Datasheet →EPF10K70RC240-3N Rating Maksimal & Karakteristik Listrik
| Family | FLEX 10K |
| Logic Elements (LEs) | 3,744 |
| Equivalent Gates | 70,000 |
| Total RAM Bits | 18,432 |
| User I/Os | 189 |
| Logic Array Blocks (LABs) | 468 |
| Paket | 240-pin RQFP (BFQFP with exposed pad) |
| Speed Grade | -3 (0.5 ns typical propagation delay) |
| Process Technology | 0.42 µm CMOS SRAM |
| Supply Voltage (VCCINT/VCCIO) | 5.0 V |
| Suhu Kerja | Commercial (0C to +70C) |
| Configuration Method | Passive serial / Passive parallel / JTAG |
| Maximum Internal Frequency | 125 MHz |
| I/O Standards Supported | 5.0 V tolerant, 3.3 V, 2.5 V (MultiVolt) |
| JTAG Support | IEEE 1149.1 boundary-scan compliant |
| PCI Compliance | PCI SIG Local Bus Specification Revision 2.2 |
| Lead-Free / Pb-Free Finish | Yes (N suffix) |
| Tipe Mounting | Surface Mount |
Konfigurasi Pin EPF10K70RC240-3N
| Pin produk 1 | I/O — User I/O (see datasheet pin table for bank assignment) |
| Pin produk 2 | I/O — User I/O |
| Pin produk 3 | I/O — User I/O |
| Pin produk 4 | I/O — User I/O |
| Pin produk 5 | I/O — User I/O |
| Pin produk 6 | I/O — User I/O |
| Pin produk 7 | I/O — User I/O |
| Pin produk 8 | I/O — User I/O |
| Pin produk 9 | I/O — User I/O |
| Pin produk 10 | I/O — User I/O |
| Pin produk 11 | I/O — User I/O |
| Pin produk 12 | I/O — User I/O |
| Pin produk 13 | I/O — User I/O |
| Pin produk 14 | I/O — User I/O |
| Pin produk 15 | VCCINT — Core supply voltage (5.0 V) |
| Pin produk 16 | I/O — User I/O |
| Pin produk 17 | I/O — User I/O |
| Pin produk 18 | I/O — User I/O |
| Pin produk 19 | I/O — User I/O |
| Pin produk 20 | I/O — User I/O |
| Pin produk 21 | I/O — User I/O |
| Pin produk 22 | I/O — User I/O |
| Pin produk 23 | I/O — User I/O |
| Pin produk 24 | I/O — User I/O |
| Pin produk 25 | I/O — User I/O |
| Pin produk 26 | I/O — User I/O |
| Pin produk 27 | I/O — User I/O |
| Pin produk 28 | I/O — User I/O |
| Pin produk 29 | I/O — User I/O |
| Pin produk 30 | I/O — User I/O |
| Pin produk 31 | GND — Ground |
| Pin produk 32 | I/O — User I/O |
| Pin produk 33 | I/O — User I/O |
| Pin produk 34 | I/O — User I/O |
| Pin produk 35 | I/O — User I/O |
| Pin produk 36 | I/O — User I/O |
| Pin produk 37 | I/O — User I/O |
| Pin produk 38 | I/O — User I/O |
| Pin produk 39 | I/O — User I/O |
| Pin produk 40 | I/O — User I/O |
| Pin produk 41 | I/O — User I/O |
| Pin produk 42 | I/O — User I/O |
| Pin produk 43 | I/O — User I/O |
| Pin produk 44 | I/O — User I/O |
| Pin produk 45 | I/O — User I/O |
| Pin produk 46 | VCCIO — I/O supply voltage (3.3 V or 5.0 V) |
| Pin produk 47 | I/O — User I/O |
| Pin produk 48 | I/O — User I/O |
| Pin produk 49 | I/O — User I/O |
| Pin produk 50 | I/O — User I/O |
| Pin produk 51 | I/O — User I/O |
| Pin produk 52 | I/O — User I/O |
| Pin produk 53 | I/O — User I/O |
| Pin produk 54 | I/O — User I/O |
| Pin produk 55 | I/O — User I/O |
| Pin produk 56 | I/O — User I/O |
| Pin produk 57 | I/O — User I/O |
| Pin produk 58 | I/O — User I/O |
| Pin produk 59 | I/O — User I/O |
| Pin produk 60 | I/O — User I/O |
| Pin produk 61 | GND — Ground |
| Pin produk 62 | I/O — User I/O |
| Pin produk 63 | I/O — User I/O |
| Pin produk 64 | I/O — User I/O |
| Pin produk 65 | I/O — User I/O |
| Pin produk 66 | I/O — User I/O |
| Pin produk 67 | I/O — User I/O |
| Pin produk 68 | I/O — User I/O |
| Pin produk 69 | I/O — User I/O |
| Pin produk 70 | I/O — User I/O |
| Pin produk 71 | I/O — User I/O |
| Pin produk 72 | I/O — User I/O |
| Pin produk 73 | I/O — User I/O |
| Pin produk 74 | I/O — User I/O |
| Pin produk 75 | I/O — User I/O |
| Pin produk 76 | VCCINT — Core supply voltage (5.0 V) |
| Pin produk 77 | I/O — User I/O |
| Pin produk 78 | I/O — User I/O |
| Pin produk 79 | I/O — User I/O |
| Pin produk 80 | I/O — User I/O |
| Pin produk 81 | I/O — User I/O |
| Pin produk 82 | I/O — User I/O |
| Pin produk 83 | I/O — User I/O |
| Pin produk 84 | I/O — User I/O |
| Pin produk 85 | I/O — User I/O |
| Pin produk 86 | I/O — User I/O |
| Pin produk 87 | I/O — User I/O |
| Pin produk 88 | I/O — User I/O |
| Pin produk 89 | I/O — User I/O |
| Pin produk 90 | I/O — User I/O |
| Pin produk 91 | GND — Ground |
| Pin produk 92 | I/O — User I/O |
| Pin produk 93 | I/O — User I/O |
| Pin produk 94 | I/O — User I/O |
| Pin produk 95 | I/O — User I/O |
| Pin produk 96 | I/O — User I/O |
| Pin produk 97 | I/O — User I/O |
| Pin produk 98 | I/O — User I/O |
| Pin produk 99 | I/O — User I/O |
| Pin produk 100 | I/O — User I/O |
| Pin produk 101 | I/O — User I/O |
| Pin produk 102 | I/O — User I/O |
| Pin produk 103 | I/O — User I/O |
| Pin produk 104 | I/O — User I/O |
| Pin produk 105 | I/O — User I/O |
| Pin produk 106 | VCCIO — I/O supply voltage (3.3 V or 5.0 V) |
| Pin produk 107 | I/O — User I/O |
| Pin produk 108 | I/O — User I/O |
| Pin produk 109 | I/O — User I/O |
| Pin produk 110 | I/O — User I/O |
| Pin produk 111 | I/O — User I/O |
| Pin produk 112 | I/O — User I/O |
| Pin produk 113 | I/O — User I/O |
| Pin produk 114 | I/O — User I/O |
| Pin produk 115 | I/O — User I/O |
| Pin produk 116 | I/O — User I/O |
| Pin produk 117 | I/O — User I/O |
| Pin produk 118 | I/O — User I/O |
| Pin produk 119 | I/O — User I/O |
| Pin produk 120 | I/O — User I/O |
| Pin produk 121 | GND — Ground |
| Pin produk 122 | I/O — User I/O |
| Pin produk 123 | I/O — User I/O |
| Pin produk 124 | I/O — User I/O |
| Pin produk 125 | I/O — User I/O |
| Pin produk 126 | I/O — User I/O |
| Pin produk 127 | I/O — User I/O |
| Pin produk 128 | I/O — User I/O |
| Pin produk 129 | I/O — User I/O |
| Pin produk 130 | I/O — User I/O |
| Pin produk 131 | I/O — User I/O |
| Pin produk 132 | I/O — User I/O |
| Pin produk 133 | I/O — User I/O |
| Pin produk 134 | I/O — User I/O |
| Pin produk 135 | I/O — User I/O |
| Pin produk 136 | VCCINT — Core supply voltage (5.0 V) |
| Pin produk 137 | I/O — User I/O |
| Pin produk 138 | I/O — User I/O |
| Pin produk 139 | I/O — User I/O |
| Pin produk 140 | I/O — User I/O |
| Pin produk 141 | I/O — User I/O |
| Pin produk 142 | I/O — User I/O |
| Pin produk 143 | I/O — User I/O |
| Pin produk 144 | I/O — User I/O |
| Pin produk 145 | I/O — User I/O |
| Pin produk 146 | I/O — User I/O |
| Pin produk 147 | I/O — User I/O |
| Pin produk 148 | I/O — User I/O |
| Pin produk 149 | I/O — User I/O |
| Pin produk 150 | I/O — User I/O |
| Pin produk 151 | GND — Ground |
| Pin produk 152 | I/O — User I/O |
| Pin produk 153 | I/O — User I/O |
| Pin produk 154 | I/O — User I/O |
| Pin produk 155 | I/O — User I/O |
| Pin produk 156 | I/O — User I/O |
| Pin produk 157 | I/O — User I/O |
| Pin produk 158 | I/O — User I/O |
| Pin produk 159 | I/O — User I/O |
| Pin produk 160 | I/O — User I/O |
| Pin produk 161 | I/O — User I/O |
| Pin produk 162 | I/O — User I/O |
| Pin produk 163 | I/O — User I/O |
| Pin produk 164 | I/O — User I/O |
| Pin produk 165 | I/O — User I/O |
| Pin produk 166 | VCCIO — I/O supply voltage (3.3 V or 5.0 V) |
| Pin produk 167 | nCONFIG — Configuration control (active-low) |
| Pin produk 168 | nSTATUS — Configuration status (active-low) |
| Pin produk 169 | CONF_DONE — Configuration done indicator |
| Pin produk 170 | DCLK — Configuration clock |
| Pin produk 171 | DATA0 — Configuration data input |
| Pin produk 172 | MSEL0 — Configuration mode select |
| Pin produk 173 | MSEL1 — Configuration mode select |
| Pin produk 174 | MSEL2 — Configuration mode select |
| Pin produk 175 | TCK — JTAG test clock |
| Pin produk 176 | TMS — JTAG test mode select |
| Pin produk 177 | TDO — JTAG test data out |
| Pin produk 178 | TDI — JTAG test data in |
| Pin produk 179 | DEV_OE — Device-wide output enable (active-low) |
| Pin produk 180 | DEV_CLRn — Device-wide register clear (active-low) |
| Pin produk 181 | I/O — User I/O |
| Pin produk 182 | I/O — User I/O |
| Pin produk 183 | I/O — User I/O |
| Pin produk 184 | I/O — User I/O |
| Pin produk 185 | I/O — User I/O |
| Pin produk 186 | I/O — User I/O |
| Pin produk 187 | I/O — User I/O |
| Pin produk 188 | I/O — User I/O |
| Pin produk 189 | I/O — User I/O |
| Pin produk 190 | I/O — User I/O |
| Pin produk 191 | I/O — User I/O |
| Pin produk 192 | I/O — User I/O |
| Pin produk 193 | I/O — User I/O |
| Pin produk 194 | I/O — User I/O |
| Pin produk 195 | I/O — User I/O |
| Pin produk 196 | GND — Ground |
| Pin produk 197 | I/O — User I/O |
| Pin produk 198 | I/O — User I/O |
| Pin produk 199 | I/O — User I/O |
| Pin produk 200 | I/O — User I/O |
| Pin produk 201 | I/O — User I/O |
| Pin produk 202 | I/O — User I/O |
| Pin produk 203 | I/O — User I/O |
| Pin produk 204 | I/O — User I/O |
| Pin produk 205 | I/O — User I/O |
| Pin produk 206 | I/O — User I/O |
| Pin produk 207 | I/O — User I/O |
| Pin produk 208 | I/O — User I/O |
| Pin produk 209 | I/O — User I/O |
| Pin produk 210 | I/O — User I/O |
| Pin produk 211 | VCCINT — Core supply voltage (5.0 V) |
| Pin produk 212 | I/O — User I/O |
| Pin produk 213 | I/O — User I/O |
| Pin produk 214 | I/O — User I/O |
| Pin produk 215 | I/O — User I/O |
| Pin produk 216 | I/O — User I/O |
| Pin produk 217 | I/O — User I/O |
| Pin produk 218 | I/O — User I/O |
| Pin produk 219 | I/O — User I/O |
| Pin produk 220 | I/O — User I/O |
| Pin produk 221 | I/O — User I/O |
| Pin produk 222 | I/O — User I/O |
| Pin produk 223 | I/O — User I/O |
| Pin produk 224 | I/O — User I/O |
| Pin produk 225 | I/O — User I/O |
| Pin produk 226 | I/O — User I/O |
| Pin produk 227 | I/O — User I/O |
| Pin produk 228 | I/O — User I/O |
| Pin produk 229 | I/O — User I/O |
| Pin produk 230 | I/O — User I/O |
| Pin produk 231 | I/O — User I/O |
| Pin produk 232 | I/O — User I/O |
| Pin produk 233 | I/O — User I/O |
| Pin produk 234 | I/O — User I/O |
| Pin produk 235 | I/O — User I/O |
| Pin produk 236 | I/O — User I/O |
| Pin produk 237 | I/O — User I/O |
| Pin produk 238 | I/O — User I/O |
| Pin produk 239 | I/O — User I/O |
| Pin produk 240 | GND (Exposed Pad) — Thermal pad ground (must be soldered for thermal/electrical performance) |
Aplikasi Umum
EPF10K70RC240-3N cocok untuk 6 aplikasis: PCI Bus Interface Controller, Industrial Glue-Logic Replacement, Telecom Backplane Bridging, Legacy ASIC Prototyping, Test and Measurement Front-End, Embedded Computing / CPU Bus Bridge.
PCI Bus Interface Controller
The EPF10K70RC240-3N is a canonical choice for PCI bus host-bridge and add-in-card designs of the late 1990s/early 2000s. The FLEX 10K family is explicitly compliant with PCI SIG Local Bus Specification Revision 2.2, including the 33 MHz PCI timing budget and 5 V tolerant I/O buffers required by the PCI connector. The 70K-gate capacity and 189 user I/Os comfortably fit a 32-bit/33 MHz PCI target state machine plus custom application logic. Engineers route the PCI bus (AD[31:0], C/BE[3:0], FRAME#, TRDY#, etc.) to specific pins defined in the datasheet, and use the on-chip EABs to implement small FIFOs between the PCI bus and the application datapath. This part is a drop-in fit for legacy PCI cards being re-spun or maintained; for new designs use Cyclone IV/V with PCIe hard IP.
Direkomendasikan
Industrial Glue-Logic Replacement
Industrial control backplanes often need to consolidate a dozen discrete 74-series logic parts into a single programmable device. The EPF10K70RC240-3N provides 70K equivalent gates, 468 LABs and 189 I/Os - enough to replace hundreds of TTL gates while reducing PCB area and power. Its 5 V tolerant MultiVolt I/Os interface directly to 5 V or 3.3 V industrial buses without level shifters. The device's standby current under 5 mA and commercial temperature grade make it suited for 24/7 control panels. Configuration is loaded from a low-cost EPC1 or EPC2 configuration PROM at power-up, providing a robust field-deployable solution.
Direkomendasikan
Telecom Backplane Bridging
Legacy telecom backplanes frequently use FLEX 10K devices to bridge between TDM time-slot buses, H.110 CT bus, and proprietary control planes. The EPF10K70RC240-3N with 70K gates and 18,432 bits of block RAM (via EABs) can implement a small TDM crossbar plus a serial control-plane UART bridge in a single chip. Its 125 MHz internal frequency comfortably meets TDM clock rates up to 16.384 MHz. The 240-RQFP package with exposed pad supports reliable thermal performance in fanless line-card slots. MultiVolt I/O simplifies bridging between 5 V legacy backplanes and 3.3 V newer ASICs.
Direkomendasikan
Legacy ASIC Prototyping
Before modern ASIC prototyping with FPGAs became standard, engineers used FLEX 10K devices as pre-silicon emulators for gate-array and cell-based ASICs. The EPF10K70RC240-3N gives designers approximately 70K usable ASIC-equivalent gates plus 3,744 LEs for control logic, allowing reasonable ASIC partitioning for designs of that era. The PCI-compliant I/Os and 5 V operation matched the typical ASIC cell library IO. Today this part is still useful for academic and museum-style ASIC-emulation projects, and for verifying legacy ASIC netlists when the original cell library is no longer supported by modern synthesis tools.
Direkomendasikan
Test and Measurement Front-End
Bench-top test equipment in the early 2000s often used FLEX 10K FPGAs as flexible front-end logic for protocol-aware pattern generators, logic analyzers, and bit-error-rate testers. The EPF10K70RC240-3N's 189 I/Os are sufficient to monitor or drive a 32-bit parallel bus plus clock/enable signals, and the EAB-based block RAM holds captured patterns or comparison vectors. Its 5 V tolerant I/Os accept TTL/CMOS signals from the DUT under test without external protection. Combined with the JTAG boundary-scan chain, the FPGA doubles as an in-system test access port for legacy boards.
Direkomendasikan
Embedded Computing / CPU Bus Bridge
Embedded computing platforms (PowerPC 603/750, MIPS R4000, StrongARM era) needed glue logic to bridge between the CPU bus and peripheral buses such as PCI, ISA, or VME. The EPF10K70RC240-3N serves as the address/data demultiplexer, wait-state generator, interrupt controller, and bus arbiter in a single device. Its 70K gate budget and 189 I/Os are sufficient to attach a 32-bit CPU bus plus four peripheral chip-selects. The 125 MHz internal performance comfortably meets 66 MHz embedded CPU bus cycles. Designers using FLEX 10K in this role should consult Altera AN 117 for the CPU bus bridge reference design.
Direkomendasikan
Ringkasan Produk Direkomendasikan
Data referensi engineering untuk EPF10K70RC240-3N — pembandingan, panduan desain, dan informasi konformitas.
Panduan Pemilihan
Pembandingan dengan Alternatif
| Parameter Umum | Produk Ini | EPF10K70RC240-3 | EPF10K70RC240-2N | EPF10K70RC240-4N | EPF10K100ERC240-3N | EPF10K130EQI240-2N |
|---|---|---|---|---|---|---|
| Package | 240-RQFP (BFQFP w/ exposed pad) | 240-RQFP - same | 240-RQFP - same | 240-RQFP - same | 240-RQFP - same | 240-RQFP - same |
| Brand | Intel (formerly Altera) | Intel (formerly Altera) | Intel (formerly Altera) | Intel (formerly Altera) | Intel (formerly Altera) | Intel (formerly Altera) |
| Logic Elements | 3,744 | 3,744 | 3,744 | 3,744 | 4,992 | 6,656 |
| Equivalent Gates | 70,000 | 70,000 | 70,000 | 70,000 | 100,000 | 130,000 |
| Speed Grade | -3 | -3 (same) | -2 (slower) | -4 (slower) | -3 (same) | -2 (slower) |
| Pb-Free Finish (N suffix) | Yes | No (SnPb) | Yes | Yes | Yes | Yes |
| User I/Os | 189 | 189 | 189 | 189 | 189 | 246 (different I/O mapping) |
| Supply Voltage | 5.0 V | 5.0 V | 5.0 V | 5.0 V | 5.0 V | 5.0 V |
| Lifecycle Status | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete |
Diferensiator Kunci
- Pin-compatible across speed grades in 240-RQFP package (vsEPF10K70RC240-4N)
- Pb-free (N suffix) finish for RoHS compliance (vsEPF10K70RC240-3)
- Native 5 V PCI-compliant I/O buffers (vsEPF10K100ERC240-3N)
Catatan Desain
Estimated: The EPF10K70RC240-3N requires four 5.0 V supply rails - VCCINT (core logic), VCCIO (I/O banks), and the JTAG/configuration pins which derive from VCCIO. Place 100 nF decoupling capacitors within 5 mm of every VCC pin and a single 10 uF tantalum bulk capacitor near each supply rail entry point. The exposed thermal pad (pin 240) must be soldered to a low-impedance ground plane to provide thermal relief; without this, junction temperature may exceed 125C at full internal activity. Source: Altera FLEX 10K hardware design guidelines.
Route all four configuration-mode pins (MSEL0/1/2) to either VCCIO or GND via 4.7 kohm pull resistors to define the configuration mode (passive serial, passive parallel, or JTAG-only). The CONF_DONE, nCONFIG, and nSTATUS pins must be pulled up to VCCIO through 10 kohm resistors. Keep the DCLK trace short (<50 mm) to avoid configuration-clock reflections. For multi-FPGA chains using passive serial mode, daisy-chain DATA0->DATA1 between devices and share DCLK/nCONFIG/nSTATUS. Source: Altera AN 116 configuration handbook.
Do not apply 5 V signals to VCCIO bank configured for 3.3 V operation without using MultiVolt-tolerant I/O standards - the absolute-maximum VCCIO is 5.5 V regardless of the standard. Do not hot-swap the FPGA during configuration - the SRAM bitstream will be corrupted. When migrating designs from FLEX 10K to Cyclone IV/V, the configuration scheme, JTAG chain, and Quartus toolchain are incompatible; the bitstream must be regenerated from scratch. Source: Altera FLEX 10K to Cyclone IV migration guide.
Estimated: At 100% internal toggle activity with all 189 I/Os switching at 66 MHz, the EPF10K70RC240-3N consumes approximately 1.0-1.2 W. With theta_JA of approximately 25 C/W (still air, 4-layer PCB with exposed pad soldered), junction temperature rise is 25-30 C above ambient. In commercial-grade (0C to 70C) operation this leaves 40-45 C of margin. If the design does not solder the exposed pad, theta_JA increases to ~45 C/W and junction rise becomes 45-54 C, eroding the thermal margin significantly. Source: Altera FLEX 10K datasheet thermal characteristics.
Informasi Konformitas
Pb-free (N suffix) finish is matte-tin per Intel/Altera FLEX 10K datasheet. FLEX 10K family predates RoHS directive; full RoHS compliance status is not formally documented. Halogen-free status not documented for legacy FLEX 10K family.