ADC/DAC
製品 (2518)
LTC2241CUP-10 - 10-Bit 210Msps ADC, 64-QFN | Analog Devices
The Analog Devices LTC2241CUP-10 is a 10-bit, 210 Msps pipelined analog-to-digital converter designed for digitizing high-frequency, wide dynamic range signals in demanding communications and instrumentation applications. Housed in a 64-lead 9x9 mm QFN package, the part delivers 60.5 dB SNR and 78 dB SFDR with ultralow 95 fs RMS aperture jitter that enables accurate IF-frequency undersampling. It operates from a single 2.5 V supply, drawing only 585 mW of power, and supports LVDS, CMOS, or demultiplexed CMOS output modes for flexible digital interface to processors, FPGAs, or ASICs. A 1.2 GHz full-power sample-and-hold bandwidth supports input signals well into the second Nyquist zone. An ADC (analog-to-digital converter) is a semiconductor device that converts continuous-time analog signals into discrete digital codes for downstream processing by DSPs, microcontrollers, or FPGAs. Within the converter family hierarchy, the LTC2241-10 belongs to the pipelined-architecture sub-type, which uses multiple low-resolution stages to balance sample rate and resolution, sitting between successive-approximation (SAR) converters (low speed, high accuracy) and flash converters (very high speed, low resolution). Pipelined ADCs dominate the 10-200 Msps + 8-16 bit design space used in communications infrastructure, medical imaging, and test equipment. Key features include selectable input ranges of ±0.5 V or ±1 V, no-missing-codes guaranteed over the full operating range, optional clock duty-cycle stabilizer for jitter-sensitive systems, and dedicated shutdown/nap power-saving modes. The 64-QFN package integrates the exposed pad for thermal dissipation and a clean analog/digital ground split. The data-ready output clock simplifies downstream FPGA data capture timing. Typical applications include cellular base-station receiver IF digitizers, cable-headend downstream/upstream QAM demodulators, digital oscilloscope front ends, medical ultrasound beam-former channels, radar/sonar IF sampling, and software-defined radio (SDR) platforms where wideband undersampling is required. The pin-compatible LTC2242-10 family member extends the offering to 250 Msps for systems that need extra timing headroom on the same PCB layout.
LTC2241CUP-12 - 12-Bit 210Msps ADC | Analog Devices | 64-QFN
The Analog Devices LTC2241CUP-12 is a 12-bit, 210 Msps pipelined analog-to-digital converter (ADC) designed for digitizing high-frequency, wide dynamic-range signals. It is offered in a 64-pin QFN (9 mm x 9 mm) package with an exposed thermal pad, and provides a single differential analog input channel optimized for IF/RF sampling. According to the manufacturer datasheet (224112fc.pdf), the part delivers 65.5 dB SNR and 78 dB SFDR with ultralow 95 fs-RMS aperture jitter, making it suitable for IF undersampling in demanding communications systems. A pipelined ADC is a high-speed data converter architecture that uses multiple low-resolution flash stages in cascade to digitize an analog input at sample rates from tens of megasamples per second to over a gigasample per second. Pipelined ADCs trade slightly higher latency for the ability to convert very wide analog input bandwidths, and they are the workhorse of communications infrastructure, oscilloscopes, and software-defined radio front ends. The LTC2241CUP-12 belongs to the broader hierarchy of ADC -> data converter -> signal chain IC -> mixed-signal semiconductor. Key specifications include 12-bit native resolution, 210 Msps guaranteed conversion rate, 65.5 dB SNR, 78 dB SFDR, 95 fs-RMS jitter, and an integrated input PGA that is bypassable for full-scale input ranges of 1.0 Vp-p to 1.6 Vp-p. The differential analog input is sampled on a clock edge from an external CMOS/LVDS/TTL-compatible encode input, and the output is an offset-binary or two's-complement parallel CMOS bus. A separate output supply (OVDD) lets the digital bus interface directly to 1.8 V to 3.3 V logic. Architecturally, the LTC2241CUP-12 uses 12 pipelined 1.5-bit stages with proprietary digital error correction, providing both gain and offset trim registers for system-level calibration. An optional clock duty-cycle stabilizer maintains stable internal bias across varying encode duty cycles, and an optional data-randomizer reduces on-board EMI by spreading the switching noise of the output bus over a wider frequency range. Typical applications include cellular basestation IF sampling, cable-headend digitizers, radar and EW receivers, spectrum analyzer and oscilloscope front ends, and medical ultrasound beamformers. In each of these, the part's combination of 78 dB SFDR and 95 fs-RMS jitter preserves dynamic range even when undersampling high-IF carriers. When laying out the PCB, treat the 64-QFN exposed pad as the primary thermal path and bond it to a continuous ground plane with low-inductance vias to suppress digital switching noise coupling back into the analog input. Provide separate analog and digital supply domains and decouple them with ferrite beads rather than sharing a single ground pour.
LTC2241IUP-12 - 12-Bit, 210Msps ADC | Analog Devices
The Analog Devices LTC2241IUP-12 is a 12-bit, 210 Msps sampling pipelined analog-to-digital converter designed for digitizing high-frequency, wide dynamic range signals, housed in a 64-pin QFN (UP, 9x9 mm, HVQCCN) surface-mount package. According to the Analog Devices datasheet (224112fc), it delivers 65.5 dB SNR and 78 dB SFDR, with ultra-low 95 fsRMS aperture jitter that enables excellent IF undersampling performance for communications systems. An ADC (Analog-to-Digital Converter) is a semiconductor device that converts continuous-time analog signals into discrete digital codes at a specified sampling rate; in the LTC2241IUP-12's case, the pipelined multi-stage architecture allows multi-hundred-MHz sampling while maintaining low latency and high spurious-free dynamic range, occupying the high-performance tier of the converter hierarchy (ADC -> data converter -> signal-chain IC -> mixed-signal semiconductor). The pipeline sub-class trades modest pipeline latency for high throughput and excellent AC linearity, making it the dominant architecture for digital oscilloscopes, software-defined radio, and wideband radar front-ends. Key features of the LTC2241IUP-12 include a single 1.8 V analog supply (with the IUP industrial-temperature grade covering -40 °C to +85 °C), LVDS-compatible or CMOS-selectable digital outputs, an internal high-precision bandgap reference with bypass, and a flexible analog input front end supporting both single-ended and differential drive modes. The 9x9 mm 64-lead HVQCCN (QFN) exposed-pad package offers a thermally enhanced path for the internal 5 W-class analog front end. Typical applications include cellular base-station receivers (digitizing intermediate-frequency signals at 140 MHz or higher), cable-headend DOCSIS downstream capture, digital oscilloscopes, wideband test instrumentation, and IF undersampling receivers for military and aerospace signal-intelligence systems. The part is also used in medical imaging front-ends (ultrasound beamformers) where its high dynamic range supports sensitive detection. When designing with this device, follow the reference layout in the datasheet carefully: provide separate analog and digital ground planes joined at a single star point beneath the exposed pad, use controlled-impedance differential traces for the analog input, and route LVDS outputs with 100 Ω differential termination. Decouple the analog supply with 10 µF ceramic in parallel with 0.1 µF X7R placed within 5 mm of each supply pin, and isolate the conversion clock with a low-jitter PLL or clock-cleaner IC such as the AD9516 to fully exploit the 95 fs aperture jitter. This page synthesizes distributor stock and pricing data, drop-in and pin-compatible alternatives within the LTC2241 family, and practical layout guidance not consolidated in the manufacturer datasheet alone, giving engineers a single-source starting point for evaluation and PCB bring-up.
LTC2242CUP-10 - 10-Bit 250Msps ADC, 64-QFN | Analog Devices
The Analog Devices LTC2242CUP-10 is a 10-bit, 250 Msps pipelined analog-to-digital converter (ADC) designed for digitizing high-frequency, wide dynamic range signals, housed in a 64-lead QFN (9x9 mm) package with exposed pad. The converter delivers 60.5 dB SNR and 78 dB SFDR at the full 250 Msps sample rate from a single 2.5 V analog supply, and supports LVDS, CMOS, or demultiplexed CMOS output interfaces for flexible downstream FPGA/ASIC interconnect. What is a high-speed pipelined ADC? A pipelined analog-to-digital converter is a converter architecture that uses multiple low-resolution flash stages in cascade, with each stage converting a portion of the input while the next stage samples the residue. This architecture achieves high sample rates (tens to hundreds of Msps) at moderate resolution (8-14 bits) with low latency and small die area. Pipelined ADCs sit in the hierarchy: ADC -> data converter -> signal chain IC -> semiconductor. They are the workhorse of communications infrastructure, radar, and test instrumentation where digitizing IF/RF signals at high dynamic range is required. Key differentiating specifications include 95 fsRMS aperture jitter (enabling excellent IF undersampling noise performance), 1.2 GHz full-power input bandwidth, and 740 mW typical power dissipation. The pipelined core is preceded by a wideband track-and-hold, supporting AC-coupled or DC-coupled single-ended differential inputs through an external driver. A separate output supply (1.5 V to 3.3 V) decouples the noisy digital supply from the analog domain. Typical applications include cellular basestation receivers, cable modem head-ends, radar and lidar digitizers, medical imaging front-ends, and high-speed data acquisition cards. The 78 dB SFDR makes the LTC2242-10 particularly suitable for multi-carrier communications where intermodulation distortion directly limits channel capacity. When designing with this device, allocate a quiet analog ground plane and decouple AVDD with 10 uF tantalum in parallel with 0.1 uF ceramic placed within 5 mm of the supply pins. The exposed thermal pad must be soldered to a ground copper pour of at least 1 square inch to keep junction temperature rise within safe limits at full 250 Msps operation.
LTC2242IUP-10 - 10-Bit, 250Msps ADC, Industrial Temp | Analog Devices
The Analog Devices LTC2242IUP-10 is a 10-bit, 250 Msps pipelined analog-to-digital converter (ADC) housed in a 64-lead QFN (9x9 mm) package with exposed thermal pad. It features 60.5 dB SNR, 78 dB SFDR, 1.2 GHz full-power bandwidth sample-and-hold, and 740 mW power dissipation on a single 2.5 V supply. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples a continuous-time analog voltage and produces a quantized digital code. The 250 Msps class belongs to the high-speed pipelined ADC family, used in applications where bandwidth, latency, and dynamic range must be balanced. Within the broader taxonomy, LTC2242IUP-10 is a member of: ADC -> data converter -> mixed-signal IC -> semiconductor. Pipeline ADCs are the workhorse of communications, radar, and test instrumentation front ends. Key differentiating specifications include 60.5 dB SNR and 78 dB SFDR for high-frequency signal capture, 1.2 GHz full-power input bandwidth that exceeds the Nyquist limit and simplifies front-end anti-aliasing, and selectable LVDS / CMOS / demultiplexed CMOS output modes for direct FPGA or ASIC interfacing. The integrated encode clock duty-cycle stabilizer relaxes clock-source jitter requirements, easing system timing design. The device uses a multi-stage switched-capacitor pipeline architecture with on-chip reference and sample-and-hold, enabling low-latency conversion at full sample rate. Industrial temperature grade (-40C to +85C) and 9x9 mm exposed-pad QFN-64 package support dense PCB layouts with effective thermal dissipation up to 740 mW. Typical applications include cellular base-station receivers, cable modem head-ends, test and measurement digitizers, medical imaging, and high-speed radar digitizing front ends. The LVDS output mode is preferred for >150 MHz clock distribution and EMC-sensitive designs. When designing, route analog and digital grounds separately and stitch them only at the exposed pad; place a 2.2 uF X7R bypass close to the supply pins. The encode input should be AC-coupled with the on-chip 100 ohm termination engaged to preserve SNR. This page synthesizes distributor pricing, drop-in alternatives, and design notes not consolidated on the manufacturer datasheet, giving engineers a single-page reference for selection and sourcing.
LTC2242IUP-12 - 12-Bit, 250Msps ADC | Analog Devices
The Analog Devices LTC2242IUP-12 is a 12-bit, 250 Msps pipelined analog-to-digital converter (ADC) housed in a 64-pin QFN (9x9 mm) exposed-pad package, engineered for digitizing high-frequency, wide dynamic-range signals. The ADC delivers 65.4 dB SNR and 78 dB SFDR at the Nyquist input, plus 60.5 dB SNR per the QFN-64 datasheet characteristics, with ultralow 95 fs RMS aperture jitter that enables IF undersampling with excellent noise performance. An ADC (analog-to-digital converter) is a semiconductor device that converts continuous analog signals into discrete digital codes, serving as the critical interface between the analog front-end (amplifiers, mixers, sensors) and the digital back-end (FPGA, DSP, processor). High-speed pipeline ADCs at the 100-500 Msps tier are widely used in communications, test and measurement, and defense systems where signal fidelity at IF and baseband frequencies is paramount. Key features of the LTC2242IUP-12 include a 1.2 GHz full-power input bandwidth sample-and-hold, single 2.5 V supply operation, low 740 mW power consumption, plus selectable LVDS, CMOS, or demultiplexed CMOS output formats for flexible FPGA/DSP/ASIC interfacing. The exposed-pad QFN-64 package enables efficient thermal dissipation for the 740 mW dissipation, allowing sustained operation at the 250 Msps full sample rate in compact layouts. The device utilizes a multi-stage pipelined architecture with proprietary calibration, achieving an excellent linearity/spec tradeoff versus lower-speed successive-approximation register (SAR) ADCs. The ultralow jitter enables undersampling of IF frequencies well above the Nyquist limit, relaxing the analog anti-alias filter design and reducing analog front-end cost. Internal references and a flexible clock input simplify board-level integration. Typical applications include cellular basestation receivers, software-defined radios, set-top box and cable infrastructure, test and measurement instrumentation, and radar/sonar intermediate-frequency digitizers. The wide input bandwidth makes the LTC2242IUP-12 particularly attractive for undersampling leading signals where the analog front-end cost dominates. When designing with this ADC, provide a low-noise, low-jitter clock encode to minimize aperture-jitter degradation of SNR, and follow Analog Devices recommended PCB layout for the exposed pad to maintain the 740 mW thermal budget. Output format selection (LVDS vs CMOS) should be chosen to match the downstream FPGA/ASIC capability. This page synthesizes distributor pricing, drop-in same-package alternatives, and design considerations not found in the manufacturer datasheet to accelerate component selection.
LTC2245IUH - 14-Bit 10Msps Low Power ADC | Analog Devices
The Analog Devices LTC2245IUH is a 14-bit, 10 Msps, low-power 3V analog-to-digital converter (ADC) housed in a 32-pin QFN (5 mm x 5 mm) package with exposed pad. It delivers 74.4 dB SNR and 90 dB SFDR at input frequencies well beyond Nyquist, while consuming only 60 mW of power from a single 3V supply. A pipelined ADC is a high-speed converter architecture that uses cascaded low-resolution flash stages to achieve high sampling rates with moderate power and die size. It sits inside the broader hierarchy: ADC -> data converter -> signal chain IC -> analog/mixed-signal semiconductor. Pipelined ADCs dominate 5-200 Msps applications where successive-approximation (SAR) ADCs cannot achieve the required throughput. Key features include ±1 LSB INL (typical), ±0.5 LSB DNL (typical), no missing codes over temperature, 575 MHz full-power input bandwidth, single-ended/differential input range up to 2 Vp-p, clock duty cycle stabilizer, and shutdown/nap power-down modes. The flexible input supports both single-ended and differential drive, allowing direct coupling to IF/RF signals or baseband amplifiers. The LTC2245IUH uses an internal sample-and-hold with 575 MHz bandwidth and a multi-stage pipelined core with proprietary error correction. The 32-QFN (UH) package exposes the die pad for low thermal resistance; total power dissipation is only 69 mW, enabling multi-channel data acquisition systems that cannot tolerate the heat of conventional 100+ Msps converters. Typical applications include high-end imaging, ultrasound front-end digitization, communications IF sampling, and portable test-and-measurement instruments. The wide input bandwidth and low power make it especially suitable for handheld spectrum analyzers and battery-powered communication receivers where thermal budget is tight. When designing with this device, place the analog input traces as short and symmetrical as possible, decouple the 3V supply with a 10 µF tantalum in parallel with 0.1 µF ceramic, and tie the exposed pad (pin 33) to a clean analog ground plane to minimize noise coupling. This page synthesizes distributor pricing, drop-in 32-QFN alternatives, and practical layout guidance that are not collected in the manufacturer datasheet alone.
LTC2246HLU#PBF - 14-Bit 25Msps Low-Power ADC | Analog Devices
The Analog Devices LTC2246HLU#PBF is a 14-bit, 25 Msps, low-power 3V analog-to-digital converter (ADC) in a 32-lead TQFP (5 mm x 5 mm) package, designed for digitizing high-frequency, wide-dynamic-range signals. The pipelined architecture delivers a single differential or single-ended input channel with 74.3 dB SNR and 90 dB SFDR at the Nyquist input frequency, making it suitable for demanding imaging and communications front-ends. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that converts a continuous analog input voltage into a discrete digital code. Pipelined ADCs in particular use a multi-stage architecture with sample-and-hold front ends and per-stage flash sub-ADCs to achieve high sampling rates at moderate power. Within the power-management and data-acquisition hierarchy, this part sits in the signal path - ADC - data-converter - mixed-signal IC family, providing the bridge between analog front-ends (LNAs, filters, drivers) and a downstream DSP, FPGA, or microcontroller. Key specifications include a flexible 1 Vp-p to 2 Vp-p input range, 575 MHz full-power input bandwidth, ±1 LSB (typical) integral non-linearity, ±0.5 LSB differential non-linearity, and an integrated sample-and-hold amplifier with a clock-duty-cycle stabilizer. Power consumption is typically 75 mW at 25 Msps from a single 3V supply, and shutdown/nap modes reduce dissipation further for power-sensitive designs. The 32-pin TQFP-32 (5x5 mm) plastic package supports surface-mount assembly and is pin-compatible with the broader LTC2246/47/48 family. Applications include high-end imaging, communications transceivers, instrumentation, and any signal chain that needs 14-bit dynamic range at moderate sampling rates. The wide input bandwidth allows undersampling of IF signals in communications systems. When designing with this part, ensure the analog input is properly driven by a differential amplifier or transformer, and decouple AVDD and OVDD pins separately. The clock-duty-cycle stabilizer relaxes clock-source requirements, but jitter still directly impacts SNR - use a low-jitter oscillator. This page synthesizes distributor pricing, application examples, and pin-compatible family members that go beyond the datasheet's typical-application circuit.
LTC2246HLX - 14-Bit 25Msps Low Power 3V ADC | Analog Devices
The Analog Devices LTC2246HLX is a 14-bit, 25Msps low-power 3V analog-to-digital converter housed in a 48-pin LQFP (7mm x 7mm) package, designed for digitizing high-frequency, wide-dynamic-range signals. The part is part of the LTC2246H automotive-temperature-grade family (H-suffix, -40C to +125C operation) and the LX suffix denotes tape-and-reel packaging. According to the LTC2246H datasheet, the converter delivers 74.5 dB SNR and 90 dB SFDR at 25Msps with 1V P-P to 2V P-P flexible input range, 575MHz full-power bandwidth sample-and-hold, and shutdown/nap power-down modes. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples continuous analog voltages and converts them into discrete digital codes for downstream digital signal processing. ADCs sit in the signal chain between analog front-ends (amplifiers, filters, mixers) and digital processors (FPGAs, DSPs, microcontrollers). Within the converter family, the LTC2246HLX uses a pipelined multi-stage architecture that delivers high sample rates at moderate resolution (14-bit) with low power consumption, making it a member of the high-speed-ADC class. Pipelined ADCs trade latency for throughput, ideally suited to streaming applications such as imaging and communications. Key features include ±1LSB INL (typical), ±0.5LSB DNL (typical), no missing codes over the full automotive temperature range, and 1LSB transition noise. The part operates from a single 3V supply and supports a clock-duty-cycle stabilizer to ease timing-source constraints. It is pin-compatible with the 12-bit LTC2226H, allowing system designers to migrate between resolution grades without PCB rework. According to the LTC2246H datasheet, the device achieves 75 dB SNR and 90 dB SFDR for demanding communications signal chains. The pipelined architecture uses multiple low-resolution flash stages with inter-stage residue amplification and digital error correction, achieving high sampling rates with low latency compared to successive-approximation (SAR) ADCs of similar resolution. The flexible 1V P-P to 2V P-P input range (selectable via internal PGA) and 575MHz input bandwidth allow the part to directly digitize IF signals in communications receivers or high-impedance sensor outputs in imaging systems. Single-ended or differential analog inputs are supported. Typical applications include portable and benchtop ultrasound imaging front-ends, communications receivers (IF sampling, software-defined radio), industrial non-destructive test (NDT) equipment, automotive driver-assistance sensors, and high-speed data acquisition cards for instrumentation. The automotive temperature grade (-40C to +125C) makes the LTC2246HLX particularly suited to in-cabin and chassis-mounted electronics. When designing with this part, provide a low-jitter clock source (typically < 1ps RMS) to preserve SNR at high input frequencies, and route analog and digital grounds with separate planes joined under the ADC. The shutdown and nap modes enable significant power savings in pulsed or duty-cycled applications, reducing dissipation from the typical 75mW to under 1mW in shutdown. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the standalone manufacturer datasheet.
LTC2249IUH - 14-Bit 80Msps Low Power ADC | Analog Devices
The Analog Devices LTC2249IUH is a 14-bit, 80Msps, low-power 3V analog-to-digital converter (ADC) housed in a 32-pin QFN (5x5) exposed-pad package, designed for digitizing high-frequency, wide-dynamic-range signals. The device delivers 73dB SNR and 90dB SFDR at a 70MHz input, with typical INL of ±1LSB and DNL of ±0.5LSB, guaranteeing no missing codes across the full operating range. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that converts continuous analog voltages into discrete digital codes at a specified sampling rate. ADCs sit at the boundary between the analog front-end (sensors, amplifiers, filters) and the digital back-end (FPGAs, DSPs, microcontrollers) in a signal chain, and their sampling rate, resolution, and dynamic range determine the usable bandwidth and fidelity of the entire system. The LTC2249IUH occupies the high-speed, mid-resolution tier of this taxonomy: ADC > pipelined ADC > 14-bit 80Msps ADC > power management/data conversion mixed-signal IC > semiconductor. Key features include a flexible differential input range of 1V to 2V peak-to-peak, a 575MHz full-power analog input bandwidth, optional internal dither for improved low-amplitude linearity, and a single 3V supply (2.85V to 3.4V). Power consumption is 222mW at 80Msps, and the part offers a shutdown/nap mode that drops quiescent current to microampere levels for power-cycled applications. The 32-lead QFN package with an exposed die-attach pad provides a low thermal resistance path for the internal 222mW dissipation. The LTC2249 uses a pipelined multi-stage switched-capacitor architecture with digital output error correction, which is the standard topology for 14-bit 80Msps converters and which allows the high sample rate without the latency of a successive-approximation register (SAR) architecture. The 14-bit parallel CMOS/TTL-compatible output bus and the on-chip sample-and-hold eliminate the need for an external track-and-hold amplifier in most applications. Typical applications include cellular basestation receivers, medical imaging front-ends (ultrasound, digital x-ray), cable-headend DOCSIS downstream digitizers, and high-end test-and-measurement instrumentation. The combination of wide input bandwidth, dither, and high SFDR makes the part well suited to undersampling IF signals in software-defined radio (SDR) and communications receivers. When designing with the LTC2249IUH, pay attention to the analog input network: the device expects a 50-ohm-terminated differential drive, and a transformer (e.g., ADT1-1WT) or a high-speed differential op-amp (e.g., AD8138) is typically used to convert single-ended signals to the required differential form. Use a solid ground plane under the exposed pad (EP) and stitch vias around the perimeter to manage the 222mW dissipation and to keep the digital return currents from coupling into the analog inputs. This page synthesizes distributor pricing, drop-in same-package alternatives drawn from the LTC22xx family, and practical design notes not found in the manufacturer datasheet alone, providing a single reference for component selection, PCB layout, and signal-chain design.
LTC2256CUJ-12 - 12-Bit 25Msps Ultralow Power 1.8V ADC | Analog Devices
The Analog Devices LTC2256CUJ-12 is a 12-bit, 25 Msps pipelined analog-to-digital converter designed for digitizing high-frequency, wide dynamic-range signals in a 40-lead QFN (6 mm x 6 mm) package with exposed pad. It integrates a single differential input, an internal sample-and-hold, and a precision reference, achieving 71.1 dB SNR and 88 dB spurious-free dynamic range (SFDR) at the Nyquist frequency while consuming only 62 mW from a single 1.8 V analog supply. What is an SAR/pipelined ADC? An analog-to-digital converter (ADC) translates continuous analog signals into discrete digital codes. The pipelined ADC architecture, used in the LTC2256CUJ-12, combines multiple low-resolution flash stages with digital error correction to deliver high sampling rates (tens to hundreds of MSPS) at moderate resolution (10-16 bit), suiting it to wideband communications, imaging, and instrumentation. Within the broader semiconductor hierarchy, the LTC2256CUJ-12 belongs to the data-converter family (ADC), which sits under mixed-signal ICs and interface ICs. Key specifications include 0.17 ps RMS ultralow jitter for accurate IF undersampling, ±0.3 LSB INL (typical) and ±0.1 LSB DNL (typical) with no missing codes over temperature, and 0.3 LSB RMS transition noise. The digital outputs can be configured as full-rate CMOS, double-data-rate CMOS, or double-data-rate LVDS, with a separate output supply pin allowing the CMOS swing to range from 0.5 V to 1.8 V. The 1.8 V single-supply operation makes it well-suited to low-power, battery-friendly designs. The architecture combines a front-end differential S/H, a multi-stage pipelined quantizer chain, and an internal bandgap reference, while supporting an optional external reference for noise-critical paths. AC performance - 71.1 dB SNR and 88 dB SFDR at 25 Msps - is preserved across input frequencies up to and beyond Nyquist, with sub-picosecond aperture jitter enabling accurate undersampling of IF signals commonly used in communications and radar systems. Typical applications include cellular base-station receivers, IF digitizers in software-defined radio (SDR), medical imaging front-ends, handheld portable test equipment, and low-power instrumentation. The combination of 1.8 V single-supply operation, 25 Msps speed, and differential input makes it ideal for any signal chain where wide dynamic range and low power must coexist. When designing in this part, use a multilayer PCB with a continuous unbroken ground plane and place the exposed pad on a thermal/ground copper pour. Decouple AVDD, DVDD, and OVDD with 10 uF and 0.1 uF ceramic capacitors placed as close to the pins as possible, and route differential analog inputs with matched impedance and length to preserve the rated SFDR. A separate OVDD supply lets you interface directly to 1.8 V logic without level shifters. This page consolidates distributor stock, verified pin-compatible alternatives, and application guidance that goes beyond the manufacturer's datasheet so procurement and design engineers can decide quickly whether the LTC2256CUJ-12 fits their signal chain.
LTC2256CUJ-14 - 14-Bit 25Msps Ultralow Power 1.8V ADC | ADI
The Analog Devices LTC2256CUJ-14 is a 14-bit, 25 Msps, ultra-low-power pipelined analog-to-digital converter (ADC) that operates from a single 1.8V supply and dissipates only 35 mW at full sample rate, housed in a compact 40-pin 6 mm x 6 mm QFN (UJ suffix) package. According to the Analog Devices datasheet, it offers 73 dB SNR, ±1 LSB INL (typical), ±0.3 LSB DNL (typical), and no missing codes over temperature, with transition noise of just 1.13 LSB RMS. The digital outputs are software-configurable as full-rate CMOS, double-data-rate (DDR) CMOS, or DDR LVDS, while a separate output supply lets the CMOS swing be set from 1.2V to 1.8V for direct interface to modern FPGAs and ASICs. A pipelined ADC is a multi-stage converter that samples an analog input and distributes the conversion work across successive low-resolution flash stages; this architecture enables high sample rates with low power consumption, making pipelined ADCs the standard for communications, imaging, and instrumentation front ends. As part of the broader ADC hierarchy, pipelined converters sit between successive-approximation register (SAR) ADCs and flash ADCs in the speed/power trade-off curve, and the LTC2256 family specifically targets applications where both low power (35 mW at 25 Msps) and high dynamic range are required. Key features of the LTC2256-14 include 800 MHz full-power input bandwidth, a flexible 1V to 2V peak-to-peak differential input range, optional internal S/H, optional data output randomizer for EMI suppression, and an optional clock duty-cycle stabilizer that relaxes clock-source requirements. The integrated SPI port allows per-channel configuration, gain/offset calibration, and output-mode selection without external hardware. Nap and full shutdown modes drop consumption to microampere levels, making this ADC well-suited for battery-powered and power-cycled systems. Typical applications include handheld and portable test instrumentation, ultrasound front ends, low-power software-defined radio (SDR), CCD imaging, and broadband communications IF sampling. The pin-compatible LTC2257-14 (40 Msps) and LTC2258-14 (65 Msps) siblings let designers scale performance without PCB rework, and the LTC2256-12 version drops resolution to 12-bit for cost-sensitive designs. When designing with the LTC2256CUJ-14, drive the inputs differentially with a low-jitter clock source to extract full SNR, and provide a low-noise 1.8V LDO (e.g., an ultralow-noise LDO with at least 75 dB PSRR at the ADC's Nyquist frequency) on the analog supply. Decouple AVCC with 10 µF/0.1 µF pairs close to the pins and route the digital outputs away from the analog inputs to preserve 73 dB SNR. This page synthesizes distributor pricing, drop-in alternatives, and practical layout notes not found in the manufacturer datasheet alone.
LTC2256IUJ-12 - 12-Bit 25 MSPS Ultra-Low Power ADC | Analog Devices
The Analog Devices LTC2256IUJ-12 is a 12-bit, 25 MSPS pipelined analog-to-digital converter (ADC) housed in a 40-lead QFN (6 mm x 6 mm x 0.75 mm with exposed pad) package. It combines 12-bit resolution, 25 MSPS sampling, and a 1.8 V single analog supply with ultra-low power consumption optimized for portable, communications, and instrumentation designs. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that converts continuous-time, continuous-amplitude analog signals into discrete-time, discrete-amplitude digital codes. The LTC2256IUJ-12 belongs to the pipelined ADC sub-family, which uses a multi-stage switched-capacitor architecture to achieve high sampling rates (tens of MSPS) while keeping per-stage power dissipation modest. Within the broader taxonomy, this device is a successive-approximation/pipelined hybrid low-power ADC, classified under data converters -> ADC -> high-speed pipelined ADC -> mixed-signal IC -> semiconductor. Pipelined ADCs are the workhorse of communication baseband, IF sampling, and imaging front-ends because they balance speed, resolution, and power efficiency better than flash or SAR alternatives in the 8- to 16-bit, 20-200 MSPS range. Key features include ±0.3 LSB INL (typical), ±0.1 LSB DNL (typical), no missing codes over temperature, and 0.3 LSB RMS transition noise. The digital outputs are software-configurable: full-rate CMOS, double-data-rate (DDR) CMOS, or DDR LVDS, allowing the same part to interface with FPGAs, ASICs, or standard microprocessors. A separate output power supply pin (OVDD) lets the CMOS output swing range from 1.2 V to 1.8 V, simplifying level translation to 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V host logic without external level shifters. Architecturally, the LTC2256IUJ-12 uses a multi-bit-per-stage pipelined front-end followed by digital error correction, which both reduces the number of required sample-and-hold amplifier stages and improves linearity. The integrated input buffer accepts differential or single-ended drive, and the integrated reference can be bypassed for an external reference in precision applications. The 40-QFN exposed-pad package provides a low thermal resistance path, enabling operation across the -40 °C to +85 °C industrial temperature range without forced-air cooling. Typical applications include communications IF/baseband sampling, portable instrumentation, ultrasound and medical imaging front-ends, and low-power multi-channel data acquisition systems. Its 1.8 V analog supply and configurable output swings make it especially well suited to battery-powered or FPGA-co-designed platforms. When designing with this ADC, observe the datasheet-recommended input common-mode voltage, drive the clock with a low-jitter source, and provide a clean 1.8 V LDO upstream to preserve SNR. Decouple AVDD with 10 µF + 0.1 µF capacitors placed as close to the supply pins as possible, and tie the exposed pad to a solid ground plane for thermal dissipation. This page synthesizes distributor pricing, drop-in alternatives from the same ADI pin-compatible family, and practical design notes not found in the manufacturer datasheet.
LTC2257CUJ-12 - 12-Bit 40Msps Ultralow Power 1.8V ADC | Analog Devices
The Analog Devices LTC2257CUJ-12 is a 12-bit, 40 Msps pipelined analog-to-digital converter that operates from a single 1.8V supply and dissipates only 79 mW, housed in a 40-pin QFN (6 mm x 6 mm) package. It accepts single-ended analog inputs with selectable 1V P-P to 2V P-P full-scale ranges, plumbed into a sample-and-hold front end with 800 MHz full-power input bandwidth. The digital outputs can be configured as full-rate CMOS, double-data-rate CMOS, or double-data-rate LVDS, and a separate output supply rail lets the CMOS swing range from 1.2V to 1.8V to match downstream FPGA or ASIC I/O. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that converts a continuous-time, continuous-amplitude analog voltage into a discrete-time, discrete-amplitude digital code. Pipelined ADCs in particular use a cascade of low-resolution stages to achieve high sample rates with low power, and they sit inside the broader data-converter hierarchy as the dominant architecture for sample rates from ~10 Msps to ~250 Msps at resolutions of 8 to 16 bits. The LTC2257 family is a pin-compatible family of 14-bit and 12-bit converters spanning 65, 40, and 25 Msps grades. Key electrical specifications include ±0.3 LSB typical integral non-linearity (INL), ±0.1 LSB typical differential non-linearity (DNL), no missing codes over the full -40C to +85C operating range, and 0.3 LSB RMS transition noise. An optional data output randomizer suppresses digital switching noise on the output bus, and an optional clock duty cycle stabilizer relaxes the jitter requirement on the external encode clock. The architecture is a multi-bit-per-stage pipelined core with on-chip reference, front-end sample-and-hold, and digital error correction. SPI-configurable modes let the user trade noise, power, and output format at runtime, and shutdown plus nap modes cut quiescent draw for battery-powered or duty-cycled systems. Typical applications include portable and battery-powered instrumentation, ultrasound front-end signal chains, low-cost digital oscilloscopes, IF sampling for software-defined radio, and industrial data acquisition boards. The combination of 40 Msps throughput, 79 mW dissipation, and flexible LVDS/CMOS output makes it well suited for designs where board power and connector pin count are constrained. When designing with this part, drive the encode input with a low-jitter CMOS clock and keep analog input traces matched and short to preserve the 800 MHz input bandwidth. A separate output supply pin lets you connect 1.8V logic directly without level shifters, but you must still provide clean decoupling on both the analog and output rails. This page synthesizes distributor pricing, drop-in alternatives from the same Analog Devices LTC225x and LTC224x families, and practical design notes not found in the bare datasheet summary, providing a one-stop reference for evaluation, sourcing, and second-source risk planning.
LTC2257CUJ-14 - 14-Bit 40Msps Ultralow Power ADC | Analog Devices
The Analog Devices LTC2257CUJ-14 is a 14-bit, 40 Msps ultralow-power pipeline analog-to-digital converter (ADC) that operates from a single 1.8V supply and dissipates only 49 mW at full speed, housed in a 40-pin 6 mm × 6 mm QFN package. It supports selectable input ranges of 1 Vp-p to 2 Vp-p with a 800 MHz full-power sample-and-hold bandwidth, and provides DC accuracy of ±1 LSB INL (typical) and ±0.3 LSB DNL (typical) with no missing codes over the commercial temperature range. An ADC (analog-to-digital converter) is an integrated circuit that samples continuous analog signals and converts them to discrete digital codes, bridging the analog and digital domains in mixed-signal systems. Pipeline ADCs such as the LTC2257 are a high-throughput class that use a cascaded multi-stage architecture (typically 1.5-bit-per-stage plus a final flash) to achieve sample rates from tens of MHz to over 100 MHz while keeping per-stage resolution low and power consumption modest. They fit between successive-approximation (SAR) ADCs, which sample under ~5 Msps, and high-speed flash ADCs, which trade power for the highest rates. Pipeline ADCs sit within the broader data-converter hierarchy, themselves part of the mixed-signal/power-management fabric of an SoC or FPGA-based system. Key features of the LTC2257-14 include a transition noise floor of 1.13 LSB RMS, flexible digital outputs (full-rate CMOS, double-data-rate CMOS, or DDR LVDS) selectable per design, an output supply domain from 1.2V to 1.8V for glueless logic interfacing, optional data output randomizer and clock duty-cycle stabilizer for EMI/clock-jitter tolerance, plus shutdown and nap modes for power-sensitive handheld or battery-backed designs. Configuration is through a serial SPI port. The pin-compatible 14-bit/12-bit family (LTC2257-14, LTC2257-12, LTC2256-14 at 25 Msps, LTC2258 family at 65 Msps) shares the same 40-pin QFN (6 × 6) footprint, letting designers scale sample rate or resolution without re-laying out the PCB. This combination of low power, flexible output interface, and pin-compatible siblings makes the LTC2257-14 a strong fit for portable imaging, ultrasonic, communications, and industrial instrumentation front ends. Typical applications include handheld oscilloscopes and spectrum analyzers, medical ultrasound receivers, multi-standard software-defined radio receivers, image scanners, and low-power industrial process-control data acquisition boards. The 49 mW dissipation also suits remote or solar-powered instrumentation. When designing with the LTC2257-14, place the input network and reference decoupling close to the pins, use a low-jitter clock, and follow the recommended PCB layout for the exposed pad to keep junction temperature low. The pin-compatible family lets a designer migrate to a higher or lower sample rate by changing only the part number.
LTC2257IUJ-14 - 14-bit, 40Msps Ultralow Power 1.8V ADC | Analog Devices
The Analog Devices LTC2257IUJ-14 is a 14-bit, 40 Msps pipelined analog-to-digital converter (ADC) with ultralow power architecture, housed in a 40-pin QFN (6x6 mm) package. It operates from a 1.8V analog supply and a separate 1.2V to 1.8V digital supply for flexible CMOS/LVDS interface levels, with a maximum power consumption of approximately 49 mW at 40 Msps. What is a pipelined ADC? A pipelined analog-to-digital converter is a high-speed ADC design that processes analog input samples through multiple cascaded low-resolution flash stages, achieving sample rates from tens to hundreds of Msps while maintaining 12- to 16-bit resolution. Within the broader ADC taxonomy, it sits between flash ADCs (fastest, lowest resolution) and sigma-delta ADCs (slowest, highest resolution), making it the dominant architecture for communications infrastructure, IF digitisation, and high-speed instrumentation. Key features of the LTC2257IUJ-14 include ±1 LSB INL (typical), ±0.3 LSB DNL (typical), no missing codes over temperature, and 1.13 LSB RMS transition noise. The digital outputs are configurable as full-rate CMOS, double-data-rate CMOS, or double-data-rate LVDS. Integrated functions include an optional clock duty-cycle stabilizer, shutdown and nap modes for power savings, and a serial SPI port for configuration. The device is part of a pin-compatible family that includes 12-bit and 14-bit versions at 25/40/65 Msps (LTC2256-14, LTC2257-14, LTC2258-14), enabling system designers to scale performance without layout changes and the same architecture down to lower power budgets. Typical applications include communications infrastructure (cellular basestation IF digitisation, microwave links), high-speed imaging, portable test and measurement, and ultrasonics. The 1.8V core supply and 49 mW dissipation allow battery-powered designs without sacrificing dynamic range. When designing with this ADC, prioritise the analog input front-end (driver amplifier, antialias filter), supply decoupling, and PCB layout symmetry around the differential analog inputs. Use the exposed pad for thermal and ground-plane stitching. This page synthesises distributor pricing, drop-in pin-compatible alternatives, and design notes beyond what is found on the manufacturer product page, giving engineers a single source for procurement and substitution analysis.
LTC2258CUJ-12 - 12-Bit 65Msps 1.8V Ultra-Low Power ADC | ADI
The Analog Devices LTC2258CUJ-12 is a 12-bit, 65 Msps pipelined analog-to-digital converter designed for digitizing high-frequency, wide dynamic-range signals with ultra-low power consumption from a single 1.8V supply. Housed in a 40-lead QFN (6 mm × 6 mm) package, it integrates pin-compatible 12-bit and 14-bit versions of the same architecture, simplifying board-level migration across precision, speed, and resolution variants. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples a continuous-time analog input voltage and converts each sample into a discrete digital code. Pipelined ADCs such as the LTC2258-12 use multiple low-resolution stages to achieve high sample rates at moderate power, placing them in the converter hierarchy between successive-approximation (SAR) ADCs and flash ADCs. They are widely used in communications, instrumentation, and defense systems where gigahertz-class analog front-ends must be digitized accurately. Key specifications include 71.1 dB SNR and 88 dB spurious-free dynamic range (SFDR) for AC applications, 0.3 LSB RMS transition noise, ±0.3 LSB INL (typical) and ±0.1 LSB DNL (typical), with no missing codes over the full operating temperature range. Ultralow 0.17 ps RMS aperture jitter enables excellent undersampling of IF frequencies. Selectable digital outputs include full-rate CMOS, double-data-rate CMOS, or double-data-rate LVDS, while a separate output supply rail lets the CMOS swing range from 1.2V to 1.8V for flexible logic-level interfacing. The converter features an optional clock duty-cycle stabilizer, shutdown and nap modes for power-sensitive applications, and a serial SPI port for mode configuration. The 40-pin 6×6 mm QFN package provides a compact footprint with excellent thermal performance, while the single 1.8V supply dramatically simplifies system power-tree design for portable, battery-powered, and high-density designs. Typical applications include cellular base-station receivers, IF sampling for software-defined radios, digital oscilloscopes, spectrum analyzers, medical imaging front-ends, and high-speed data acquisition cards. The combination of 71.1 dB SNR, 88 dB SFDR, and 0.17 ps RMS jitter makes the part particularly suitable for undersampling architectures in communications receivers. When designing with this ADC, ensure the analog input is driven by a low-noise, low-distortion differential amplifier with bandwidth well above the Nyquist frequency, and that the clock source provides <0.5 ps RMS jitter to preserve SNR. Use a low-inductance ground plane and keep analog/digital domains partitioned to avoid digital coupling into the analog inputs. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical PCB/clock design notes that are not aggregated in the manufacturer datasheet.
LTC2258CUJ-14 - 14-Bit, 65Msps Ultralow Power 1.8V ADC | ADI
The Analog Devices LTC2258CUJ-14 is a 14-bit, 65 Msps pipelined analog-to-digital converter designed for digitizing high-frequency, wide dynamic range signals with ultralow power consumption from a single 1.8V supply. It is housed in a 40-lead (6mm x 6mm) QFN package (UJ suffix) and integrates a front-end PGA plus a high-performance pipeline core. The part targets applications such as handheld and battery-powered instruments, communications imaging, portable ultrasound, and low-power instrumentation. An ADC (analog-to-digital converter) is a semiconductor device that converts continuous analog signals into discrete digital codes at a defined sample rate. In the broader hierarchy, the LTC2258CUJ-14 sits within successive-approximation/pipelined ADCs -> data converters -> signal chain ICs -> mixed-signal semiconductors. Pipelined ADCs like this one are optimized for high sample rates (tens of Msps and above) where SAR converters would consume more energy per conversion. The LTC2258 family specifically targets the 14-bit, 25-65 Msps segment with sub-100 mW power dissipation. Key features include ±1 LSB INL (typical), ±0.3 LSB DNL (typical) and no missing codes over temperature, with 1.13 LSB RMS transition noise. The digital outputs can be configured as full-rate CMOS, double-data-rate CMOS, or double-data-rate LVDS, and a separate output supply rail allows the CMOS swing to range from 1.2V to 1.8V for flexible host interface compatibility. According to the manufacturer datasheet, the family also integrates an SPI configuration port plus shutdown and nap power-saving modes, with optional clock duty cycle stabilization. Architecturally, the device pairs a switched-capacitor input network with a multi-stage pipelined quantizer and on-chip reference. The ultralow power dissipation is achieved through a 1.8V core supply and aggressive clock gating during nap and shutdown modes. The integrated PGA simplifies front-end design by allowing direct coupling of single-ended or differential signals without an external driver op-amp in many cases. Typical applications include communications baseband and IF sampling, handheld spectrum analyzers, medical imaging (including portable ultrasound front ends), and industrial data acquisition front ends. When designing with this part, attention should be paid to analog input common-mode voltage, LVDS/CMOS output bus routing, and the recommended decoupling network to achieve the datasheet SNR/SFDR performance. A separate output supply pin allows the CMOS logic swing to be matched to the host ASIC/FPGA I/O voltage without level shifters. This page synthesizes distributor pricing, same-package pin-compatible variants, application pairing guidance, and PCB/design notes not found in the bare datasheet, allowing engineers to compare drop-in alternatives and second-source the LTC2258CUJ-14 in volume production.
LTC2258IUJ-12 - 12-Bit 65Msps Ultralow Power ADC | Analog Devices
The Analog Devices LTC2258IUJ-12 is a 12-bit, 65 msps, single-channel pipelined analog-to-digital converter (ADC) housed in a 40-lead QFN (6 mm x 6 mm) package with an exposed pad. It is optimized for digitizing high-frequency, wide-dynamic-range signals with 1.8 V analog and digital supplies, ultralow power dissipation, and selectable CMOS or LVDS digital interfaces. An analog-to-digital converter (ADC) is a semiconductor device that converts continuous analog signals into discrete digital codes, enabling downstream processing by microcontrollers, DSPs, or FPGAs. Pipelined ADCs such as the LTC2258IUJ-12 use a multi-step sample-and-hold and sub-ADC architecture to achieve sampling rates from 25 msps to over 1 msps while maintaining low power consumption. Within the broader signal-chain hierarchy, the ADC sits between the analog sensor or amplifier stage and the digital processor, and its dynamic range, SNR, and SFDR directly set system-level performance in communications, imaging, and instrumentation applications. Key specifications include 71.1 dB SNR and 88 dB spurious-free dynamic range (SFDR) at 65 msps input frequency, 0.3 LSB INL (typical) and 0.1 LSB DNL (typical) with no missing codes over temperature, and 0.3 LSB RMS transition noise. The digital outputs can be configured as full-rate CMOS, double-data-rate CMOS, or double-data-rate LVDS, while a separate output power supply allows the CMOS output swing to range from 1.2 V to 1.8 V for direct interface to modern ASICs and FPGAs. The pipelined architecture samples input signals above 70 MHz while the ultralow-power 1.8 V operation minimizes thermal dissipation, enabling compact layouts without aggressive thermal management. Programmable operating modes are accessible through either a parallel interface or a more flexible serial interface. The exposed-pad 40-lead QFN package keeps the device footprint at 36 mm^2 while providing a low thermal-resistance path. Typical applications include cellular base-station receivers, IF-sampling software-defined radios, portable imaging systems, and low-power instrumentation. The wide LVDS/CMOS output flexibility and low-power 1.8 V operation make it well suited to battery-powered and densely populated boards. When designing with this device, place input capacitors directly at the analog input pins and route output clocks with controlled impedance to minimize coupling into the analog input. A clean unbroken ground plane is recommended, and a multilayer PCB with an internal ground plane is preferred to preserve AC performance. This page synthesizes distributor pricing, same-family drop-in alternatives from the LTC2257-12 and LTC2256-12 families, and practical PCB design notes that complement the manufacturer datasheet and typical application circuit.
LTC2258IUJ-14 - 14-Bit 65Msps Ultralow Power 1.8V ADC | Analog Devices
The Analog Devices LTC2258IUJ-14 is a 14-bit, 65 Msps pipelined analog-to-digital converter (ADC) that targets ultralow-power, high-dynamic-range signal acquisition. Per the manufacturer datasheet, the device delivers 74 dB SNR and 88 dB SFDR at a 65 Msps sampling rate, consumes only 81 mW from a single 1.8 V supply, and offers pin-selectable output modes including full-rate CMOS, double-data-rate (DDR) CMOS, and DDR LVDS, with the CMOS output swing independently set between 1.2 V and 1.8 V via a separate output supply pin. What is a pipelined ADC? A pipelined analog-to-digital converter is a high-speed Nyquist ADC architecture that uses cascaded low-resolution flash stages to digitize an analog input; each stage resolves a few bits then drives a residue amplifier for the next stage, enabling tens to hundreds of Msps throughput with 10-16 bit resolution and excellent power efficiency for communications, imaging, and instrumentation front-ends. This category sits hierarchically under analog-to-digital converter -> data converter -> mixed-signal IC -> semiconductor. Key differentiating specifications include an integrated track-and-hold with 800 MHz full-power bandwidth, an input range selectable from 1 Vp-p to 2 Vp-p for direct coupling to IF/RF or baseband signal chains, 1.13 LSB RMS transition noise, and no-missing-codes behavior over the full industrial temperature range. DC linearity is robust at +/-1 LSB INL (typical) and +/-0.3 LSB DNL (typical). The LTC2258IUJ-14's architecture combines a high-bandwidth front-end S/H with multi-stage pipeline conversion and a flexible digital output block; an optional on-chip clock duty-cycle stabilizer relaxes the jitter sensitivity of upstream clock sources, and an optional data-output randomizer reduces digital pattern-dependent interference on the PCB. The IUJ-14 grade is the industrial-temperature (-40 C to +85 C) variant in a 6 mm x 6 mm QFN-40 (UJ) package with an exposed pad. Typical applications span portable and battery-powered digital oscilloscopes and handheld instrumentation, software-defined radio (SDR) and broadband communications IF digitization, industrial imaging and machine-vision front-ends, ultrasound receive channels, and high-speed data-acquisition cards. Pin compatibility with the 12-bit LTC2258IUJ-12, 40 Msps LTC2257IUJ-14, and 25 Msps LTC2256IUJ-14 in the same QFN-40 package allows designers to swap resolution/speed without re-laying out the board. Design tip: keep analog and digital grounds separated by a split ground plane joined beneath the exposed pad, and place a 0.1 uF plus 10 uF decoupling pair as close as possible to both the 1.8 V AVDD pin and the separate OVDD pin to preserve SNR at high input frequencies. This page synthesizes the datasheet, octopart pricing tiers, and same-footprint drop-in alternatives in the LTC2256/57/58 family - practical engineering context that is not found on a manufacturer product page alone.
LTC2260CUJ-14 - 14-Bit 105Msps Ultra-Low Power 1.8V ADC | Analog Devices
The Analog Devices LTC2260CUJ-14 is a 14-bit, 105 Msps ultra-low-power pipelined analog-to-digital converter (ADC) housed in a 40-pin QFN (6 mm × 6 mm) package with an exposed pad. It operates from a single 1.8 V analog supply and consumes approximately 130 mW of power at full 105 Msps sampling rate. The device features an optional clock duty cycle stabilizer, shutdown and nap modes, and a serial SPI port for configuration of output mode, gain, and power-down behavior. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that converts continuous analog input voltages into discrete digital output codes at a defined sampling rate. Pipelined ADCs use multiple cascaded low-resolution stages to achieve high sampling rates at moderate resolution; they sit within the hierarchy: ADC → data converter → mixed-signal IC → semiconductor. The LTC2260 family occupies the high-speed, low-power end of this taxonomy, designed for portable and thermally constrained systems where a 1.8 V supply rail is already present. Key features of the LTC2260CUJ-14 include ±1 LSB INL (typical), ±0.3 LSB DNL (typical) with no missing codes over temperature, and a low 1.2 LSB RMS transition noise. The flexible digital outputs can be configured as full-rate CMOS, double-data-rate CMOS, or double-data-rate LVDS, and a separate output power supply allows the CMOS output swing to range from 1.2 V to 1.8 V. Pin-compatible 14-bit and 12-bit versions enable resolution scaling within the same PCB footprint. Architecturally, the device uses a multi-stage pipelined switched-capacitor core followed by a digital error-correction block, with an internal bandgap reference and integrated input common-mode buffer. An optional duty-cycle stabilizer corrects for clock asymmetry, allowing the use of low-cost CMOS oscillators without degrading AC performance. The exposed thermal pad provides a low-resistance thermal path, critical at sustained 105 Msps operation in compact layouts. Typical applications include portable and battery-powered imaging systems, ultrasound front-end signal chains, software-defined radio receivers, low-cost digital oscilloscopes, and industrial multi-channel data acquisition boards. Designers favor the LTC2260CUJ-14 when 14-bit resolution and >100 Msps throughput are required without exceeding the thermal or power budget of a fanless enclosure. When designing with this ADC, place decoupling capacitors as close as possible to each supply pin and stitch the exposed pad with a continuous ground plane to achieve specified SNR. Consider activating the duty-cycle stabilizer when sourcing the sample clock from a non-50% source, and use LVDS output mode for >80 MHz parallel interfaces to reduce EMI and ground bounce. This page synthesizes distributor pricing, same-package drop-in alternatives from Analog Devices and competitor equivalents, and practical design notes not found on the manufacturer datasheet cover page.
LTC2260IUJ-12 - 12-Bit 105Msps 1.8V ADC | Analog Devices
The Analog Devices LTC2260IUJ-12 is a 12-bit, 105 Msps low-power pipelined analog-to-digital converter (ADC) housed in a 40-pin 6mm x 6mm QFN package. It operates from a single 1.8V supply, dissipating only 124 mW at full sample rate, and supports selectable full-scale input ranges from 1 Vp-p to 2 Vp-p. Per the Analog Devices datasheet, the DC specifications include ±0.3 LSB INL (typical), ±0.1 LSB DNL (typical), no missing codes over temperature, and a low 0.3 LSBRMS transition noise. What is a pipelined ADC? A pipelined ADC is a multi-stage analog-to-digital converter architecture that processes the input sample through cascaded low-resolution flash stages, achieving high sampling rates while keeping per-stage complexity manageable. Within the broader signal-chain taxonomy, the LTC2260IUJ-12 belongs to the family of high-speed, low-power SAR/pipeline converters used between the analog front end and a digital signal processor, FPGA, or ASIC. Pipelined ADCs sit alongside successive-approximation (SAR) and flash ADCs as the dominant architectures for sampling rates from a few Msps to several hundred Msps. Key features of the LTC2260IUJ-12 include single 1.8V supply operation, selectable CMOS, double-data-rate CMOS, or double-data-rate LVDS outputs, an 800 MHz full-power sample-and-hold bandwidth, and a separate output supply that allows the CMOS swing to range from 1.2 V to 1.8 V. Optional features include a data output randomizer, clock duty cycle stabilizer, shutdown and nap modes, and an SPI serial port for configuration. The #PBF suffix indicates a lead-free, RoHS-compliant finish. The LTC2260IUJ-12 is pin-compatible with the 14-bit LTC2260-14 and 12-bit LTC2261-12/LTC2259-12 siblings in the same 40-QFN footprint, simplifying board reuse when system requirements change resolution or sample rate. The pipelined architecture combined with internal reference and selectable clock options reduces external component count and eases timing closure with downstream FPGAs. Typical applications include high-bandwidth communications receivers, portable instrumentation, digital oscilloscopes, ultrasound imaging front-ends, and software-defined radio digitizers where low power consumption and high spurious-free dynamic range are required. When designing the analog input network, ensure the input is AC-coupled or DC-biased within the selected full-scale input range, and route the encode clock with controlled impedance to preserve aperture jitter performance. Use the optional LVDS mode when interfacing to modern FPGAs with LVDS-capable deserialization blocks to minimize switching noise on the digital supply rail.
LTC2260IUJ-14 - 14-Bit 105Msps Ultralow Power 1.8V ADC | ADI
The Analog Devices LTC2260IUJ-14 is a 14-bit, 105 Msps ultralow-power pipelined analog-to-digital converter (ADC) with one input channel, housed in a 40-pin 6 mm × 6 mm QFN package. The device operates from a single 1.8 V supply and typically consumes 106 mW at 105 Msps, while DC performance includes ±1 LSB INL (typical), ±0.3 LSB DNL (typical), no missing codes over temperature, and a low 1.2 LSB RMS transition noise. Digital outputs can be configured as full-rate CMOS, double-data-rate (DDR) CMOS, or DDR LVDS, and a separate output supply lets the CMOS swing range from 1.2 V to 1.8 V for direct interface to modern FPGAs and ASICs. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples continuous-time analog signals and converts them into discrete digital codes for processing by microcontrollers, DSPs, FPGAs, or software. Within the broader signal chain, the ADC sits between the analog front end (amplifiers, filters, drivers) and the digital back end. Pipelined ADCs like the LTC2260-14 use a multi-stage architecture to achieve high sample rates at moderate resolution while keeping per-stage comparator counts and power dissipation low, making them well suited for high-speed data acquisition, communications, and imaging. Key features of the LTC2260IUJ-14 include an 800 MHz full-power bandwidth sample-and-hold, selectable input ranges from 1 V P-P to 2 V P-P, an optional data output randomizer to reduce switching spurs, an optional clock duty cycle stabilizer, plus shutdown and nap modes for power management. The serial SPI port allows configuration of output mode, input range, and power-down behavior without external hardware changes. Architecture-wise, the part is pin-compatible with the 12-bit LTC2260-12 and with the higher/lower-speed LTC2261-14 (125 Msps) and LTC2259-14 (80 Msps) variants, simplifying platform design across resolutions. The ultralow 106 mW dissipation makes it useful for thermally constrained embedded systems and portable instruments. Typical applications include communications baseband receivers, high-speed imaging and instrumentation, software-defined radios, portable test and measurement, and medical ultrasound front-end boards where 14-bit dynamic range and 105 Msps sample rate offer a strong speed/resolution/power balance. When designing with this ADC, ensure the analog inputs are driven by a low-noise, low-distortion amplifier capable of settling within one aperture window, and keep the analog/digital ground returns separate to limit coupling. Decouple the analog supply with low-ESR ceramic capacitors close to the AVDD pins to preserve SFDR. This page synthesizes distributor pricing, parametric drop-in alternatives within the same QFN-40 (6x6) family, and practical design notes that are not consolidated in the manufacturer datasheet alone.
LTC2261CUJ-12 - 12-Bit 125Msps Ultra-Low-Power ADC | Analog Devices
The Analog Devices LTC2261CUJ-12#PBF is a 12-bit, 125 Msps pipelined analog-to-digital converter (ADC) optimized for digitizing wide dynamic range, high-frequency signals in demanding communications applications. Packaged in a 40-pin QFN (6 mm x 6 mm) with exposed pad, the part delivers 70.8 dB SNR and 85 dB spurious-free dynamic range (SFDR) while consuming only 124 mW from a single 1.8 V supply. The ADC also provides an 800 MHz full-power sample-and-hold bandwidth. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that converts continuous analog voltages into discrete digital codes at a defined sampling rate. The pipelined ADC architecture uses multiple low-resolution stages to achieve high throughput with low latency, and it occupies the middle ground between successive-approximation (SAR) converters (low speed, low power) and flash converters (very high speed, high power). In the broader taxonomy, the LTC2261CUJ-12 belongs to the high-speed pipelined ADC > data converter > signal-chain IC > mixed-signal semiconductor hierarchy. Key features of the LTC2261CUJ-12 include selectable input ranges of 1 Vp-p to 2 Vp-p, CMOS, DDR CMOS or DDR LVDS output modes, an optional data output randomizer, an optional clock duty-cycle stabilizer, shutdown and nap power-down modes, and a serial SPI port for mode configuration. The converter is pin-compatible with the 14-bit LTC2261-14 and the 12/14-bit LTC2260 and LTC2259 family members, allowing a single PCB to address multiple resolution and speed targets. Technically, the device combines an internal high-bandwidth track-and-hold front end with on-chip reference and a digital error-correction pipeline. The pin-compatible family lets designers trade resolution for power: LTC2261-12 runs at 125 Msps, LTC2260-12 at 105 Msps, and LTC2259-12 at 80 Msps, while a 14-bit counterpart doubles the vertical resolution at similar throughput. Output flexibility (CMOS, DDR CMOS, DDR LVDS) lets the same part mate directly with either ASICs/FPGAs using LVDS or with low-pin-count microcontrollers using CMOS. Typical applications include cellular base-station receivers, software-defined radio, ultrasound imaging front ends, radar signal processing, and high-speed instrumentation. With 70.8 dB SNR and 85 dB SFDR, the device cleanly resolves multi-carrier IF signals and pulsed waveforms without raising the noise floor of the receive path. When designing with this device, place the analog input coupling network as close to the AIN pins as possible, provide a solid ground plane tied to the exposed pad for thermal dissipation, and decouple AVDD/OVDD with 10 uF plus 0.1 uF ceramic capacitors within 5 mm of the supply pins. Always drive the encode clock from a low-jitter source to preserve SNR at the rated input frequency. This page synthesizes distributor pricing, pin-compatible family alternatives, and practical design notes beyond what the manufacturer datasheet alone provides, including real-time stock and lead-time data sourced from major distributors.