SAM9X60D6K-I/4GB
SAM9X60D6K-I/4GB - 600MHz ARM926 MPU, 64Mb SIP SDRAM | Microchip
The Microchip SAM9X60D6K-I/4GB is a high-performance, ultra-low-power ARM926EJ-S embedded microprocessor (MPU) integrated with 64 Mbit of SDR-SDRAM in a 196-ball TFBGA (11x11x1.20 mm) System-in-Package (SiP), running up to 600 MHz. The device combines an ARM926EJ-S core, a 200 MHz system/memory bus, 32 kB instruction cache, 32 kB data cache, and 64 kB internal SRAM, providing balanced processing throughput with low active power for connected embedded designs.
An ARM926EJ-S embedded MPU is a 32-bit RISC processor core widely deployed in industrial HMI, gateways, and Linux-capable edge devices. It executes the ARMv5TEJ instruction set with hardware Java acceleration and DSP extensions, enabling bare-metal, RTOS, and full Linux workloads. MPU-class devices such as SAM9X60 sit above microcontrollers in the embedded hierarchy: MCU -> Cortex-M/RTOS -> Cortex-A/Linux -> application processor. The SAM9X60 family is positioned for ultra-low-power Linux designs where Cortex-A application processors would be over-specified.
Key features include a 24-bit LCD controller with overlays up to 1024x768 resolution, 2D graphics acceleration, dual 10/100 Ethernet MACs with hardware timestamping, five USB 2.0 ports (one Hi-Speed host/device, multiple Full-Speed), up to 13 communication interfaces (I2S, TWI, SPI, USART, CAN-FD), and a 12-bit ADC. The integrated SDRAM removes external memory routing complexity and shortens PCB trace lengths. Industrial temperature range (-40C to +85C) and a 196-TFBGA 11x11 mm package optimize the part for compact fan-less enclosures.
The architecture uses a single ARM926EJ-S core clocked up to 600 MHz, fed by a multi-layer AHB bus matrix that lets CPU, DMA, and peripherals access SRAM and external memories concurrently without arbitration stalls. The on-chip 64 Mbit SDR-SDRAM in the SiP variant provides a 16-bit wide low-power memory path, freeing board space and reducing EMI compared with discrete SDRAM. Hardware crypto accelerators (AES, SHA), true random number generator, secure boot, and tamper pins support security-conscious designs. Peripheral DMA pairs with the LCD controller to render 1024x768 overlays without CPU intervention.
Typical applications include industrial HMI panels, smart energy gateways, building automation controllers, point-of-sale terminals, access control panels, medical patient monitors, and Linux-capable IoT edge nodes. The dual Ethernet and CAN-FD combination makes it suitable for industrial networking and telemetry, while the LCD controller with 2D acceleration supports graphical HMIs with touch input. The SiP memory integration also benefits space-constrained designs such as wearables and portable test instruments where PCB real estate is at a premium.
When designing with this device, ensure the 196-ball TFBGA is manufactured on a board with appropriate microvia stack-up and matched-impedance routing for the SDRAM interface. Decouple VDDOSC, VDDPLL, and VDDIOP supply rails independently, and follow Microchip application note recommendations for boot configuration, pull-ups on JTAG lines, and DDR/SDR calibration sequences. Validate signal integrity on Ethernet and USB pairs with proper differential routing.
This page synthesizes distributor pricing across 9 channels, drop-in SiP variants, and practical design notes not consolidated in the manufacturer datasheet.
USD $19.50
在庫あり