集積回路

サブカテゴリ

📁 ADC/DAC 3,100+ 製品 📁 アンプIC 1,900+ 製品 📁 オーディオコーデック 18 製品 📁 オーディオIC 2 製品 📁 クロック＆タイミング 670+ 製品 📁 Comparator ICs 1 製品 📁 DSP 1,100+ 製品 📁 データ収集IC 2 製品 📁 デジタルポテンショメータ 4 製品 📁 ディスプレイドライバ＆コントローラ 1 製品 📁 FPGA & CPLD 7,300+ 製品 📁 インターフェースIC 3,400+ 製品 📁 LEDドライバ 1 製品 📁 ロジックIC 460+ 製品 📁 メモリIC 870+ 製品 📁 マイクロコントローラ 20,000+ 製品 📁 マイクロプロセッサ 4 製品 📁 モータドライバ 1 製品 📁 その他 1 製品 📁 Sensor and Detector Interfaces 1 製品 📁 専用IC 15 製品 📁 ビデオIC 14 製品

製品 (39,000+)

EPC1C20F324I7 - Cyclone FPGA, 20K LE, 324-FBGA | Altera
EPC1C20F324I7

EPC1C20F324I7 - Cyclone FPGA, 20K LE, 324-FBGA | Altera

The Altera (now Intel) EPC1C20F324I7 is a Cyclone-family Field Programmable Gate Array (FPGA) housed in a 324-ball Fine-pitch Ball Grid Array (FBGA) package, optimized for high-volume, low-cost digital logic designs. Per the Cyclone family datasheet, it integrates 20,060 logic elements, 294,912 bits of embedded RAM, two PLLs, and 233 maximum user I/O pins, with a core voltage of 1.5V and a maximum internal operating frequency of 320.1 MHz. The 'I7' speed grade indicates an industrial temperature range suitable for harsh-environment deployments. A Field Programmable Gate Array (FPGA) is a type of programmable logic device (PLD) that allows designers to configure digital logic blocks, interconnect, and I/O after manufacture. FPGAs sit hierarchically within the broader taxonomy: programmable logic -> PLD -> FPGA -> SRAM-based FPGA. The Cyclone family specifically targets cost-sensitive, high-volume applications by balancing logic density, memory, and DSP resources while keeping per-unit cost low relative to high-end FPGAs. Key features of the EP1C20F324I7 include 20,060 logic elements arranged in logic array blocks (LABs), 294,912 bits (approximately 36 Kbytes) of M4K embedded memory blocks ideal for FIFO and buffer implementations, and dedicated 18x18 hardware multipliers for DSP functions. The device supports multiple I/O standards including LVTTL, LVCMOS, PCI, SSTL, and LVDS through its 324-ball FBGA, enabling flexible interfacing with external memories, processors, and high-speed peripherals. Architecturally, the Cyclone EP1C20 uses a 0.13 µm SRAM-based configuration cell fabric with four input look-up tables (4-LUTs) per logic element, supported by a rich routing matrix and dedicated carry chains for arithmetic operations. Two on-chip PLLs provide clock multiplication, division, and phase shifting across up to six output banks. Configuration is loaded via passive serial (PS), active serial (AS), or JTAG modes through an EPCS configuration device, with built-in support for design security and remote update. Typical applications include digital signal processing front-ends, video bridging and image processing, industrial control and factory automation, telecommunications line cards, and prototyping of ASIC designs. The combination of moderate logic density, embedded multipliers, and low-cost packaging makes it well-suited for high-volume embedded and consumer applications requiring custom hardware acceleration. When designing with this device, pay careful attention to power estimation tools (Quartus PowerPlay) and signal integrity on high-speed LVDS pairs. The 1.5V core supply must be sequenced correctly with the 3.3V I/O supply to avoid latch-up, and decoupling capacitor selection per the Cyclone device family guidelines is essential for jitter performance. Designers should also verify that the chosen EPCS configuration memory size matches the compressed bitstream length. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, offering unique engineering value for sourcing and BOM consolidation decisions.

見積もり お問い合わせ
EPC1C3T144C8 - Cyclone FPGA 2,910 LEs 144-TQFP C8 | Intel
EPC1C3T144C8

EPC1C3T144C8 - Cyclone FPGA 2,910 LEs 144-TQFP C8 | Intel

The Intel (formerly Altera) EPC1C3T144C8 is a member of the original Cyclone FPGA family, delivering 2,910 logic elements, 59,904 RAM bits, and 104 user I/O pins in a 144-pin TQFP package with C8 speed grade and commercial temperature rating. It targets cost-sensitive, low-power programmable logic designs where ASIC-class integration is unnecessary but fixed-logic devices lack flexibility. A Field-Programmable Gate Array (FPGA) is a semiconductor integrated circuit composed of configurable logic blocks (CLBs), programmable interconnects, embedded memory, and I/O cells that can be re-programmed post-manufacturing to implement arbitrary digital functions. FPGAs sit hierarchically between fixed-function ASICs (highest performance, highest NRE) and microcontrollers (lowest flexibility, lowest unit cost at high volume), occupying the niche where parallelism, custom datapaths, and rapid design iteration are required. The Cyclone family was Altera's (now Intel FPGA's) low-cost, low-power answer to this niche, optimized for glue logic, consumer electronics, and industrial control. The EPC1C3T144C8 features 2,910 logic elements backed by 13 embedded 18x18 multipliers and 59,904 bits of embedded RAM distributed across M4K memory blocks. It offers 104 user I/O pins supporting LVTTL, LVCMOS, SSTL, and differential I/O standards, four phase-locked loops (PLLs) for clock management, and a low-power 1.5V core operating from a 0.13um process. Configuration is via passive serial (PS), active serial (AS), and JTAG modes, supported by Altera EPCS configuration devices. Architecturally, the Cyclone device combines a fabric of LABs (Logic Array Blocks, each containing 10 LEs) with row and column interconnects, an embedded memory array, and multiplier blocks adjacent to the RAM to enable DSP-style operations. The 1.5V core with I/O ring flexibility and four PLLs allow designers to synthesize multiple clock domains from a single reference, while the 13 multipliers support up to 13 concurrent 18-bit MAC operations. Typical applications include audio/video processing front-ends, industrial motor control and glue logic, video bridging and format conversion, and embedded protocol bridging (I2C, SPI, UART, parallel interfaces) in consumer and industrial products. The 144-TQFP package supports conventional SMT assembly on 4-layer PCBs without requiring BGA-class PCB fabrication. When designing with this device, use the Altera Quartus II design suite (the modern toolchain is Intel Quartus Prime) and select the EP1C3 device family. Plan for configuration memory with a serial configuration device such as EPCS4 or EPCS16, and validate timing closure with Quartus TimeQuest before committing the design to prototype. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet. Information current as of 2026-09-11.

見積もり お問い合わせ
EPC1L120 - Altera/Intel Configuration Device 120 kbit Serial | PLCC-20
EPC1L120

EPC1L120 - Altera/Intel Configuration Device 120 kbit Serial | PLCC-20

The Altera (Intel Programmable Solutions Group) EPC1L120 is a 120 kbit serial configuration memory device designed for loading configuration data into Altera FPGAs and Complex Programmable Logic Devices (CPLDs). Housed in a 20-pin Plastic Leaded Chip Carrier (PLCC-20) package, the EPC1L120 stores the bitstream that programs SRAM-based programmable logic at power-up, supporting ISP (in-system programmability) and the Altera MultiVolt interface. A configuration device is a non-volatile serial memory specifically engineered to hold FPGA/CPLD configuration bitstreams and to manage the configuration sequence (nCONFIG, nSTATUS, CONF_DONE) on power-up. Compared to a generic serial EEPROM or flash, a configuration device handles the FPGA handshaking protocol, supplies data through the dedicated serial data line, and resets the FPGA automatically; it sits in the system hierarchy at configuration memory -> programmable-logic support -> memory IC -> integrated circuit. The EPC1 family belongs to Altera's classic configuration IC lineup introduced alongside the FLEX 6000 and FLEX 8000 series. Key features of the EPC1L120 include 120 kbit user-configurable memory capacity, a 3.3 V or 5 V operating supply with MultiVolt output compatibility to drive 1.5 V, 1.8 V, 2.5 V, 3.3 V, and 5 V target devices, in-system programmability through an IEEE Std 1149.1 JTAG interface, and a low-pin-count serial interface that minimizes board space. The device is reprogrammable up to 100 times, supports cascaded configuration chains for multiple FPGAs, and offers separate JTAG and serial configuration ports. Architecturally, the EPC1L120 integrates a CMOS serial EEPROM array, charge-pump high-voltage generator, JTAG TAP controller, and Altera's proprietary configuration control logic on a single die. The MultiVolt output driver uses an open-drain topology with an external pull-up resistor, allowing the same device to configure FPGAs of any I/O voltage on the same board. Typical applications include storing the configuration bitstream for Altera FLEX 6000, FLEX 8000, MAX 7000S/A/B, and MAX 9000 devices; ISP-capable designs that allow remote field upgrade of logic; and multi-FPGA designs where configuration devices are cascaded. The PLCC-20 through-hole package also makes it suitable for prototype boards and legacy systems. When designing with the EPC1L120, ensure the JTAG chain length does not introduce signal-integrity problems and that the open-drain CONF_DONE line has a proper pull-up to the target supply. Designers migrating to newer Altera/Intel families (Cyclone, MAX II/V) should consider the EPCQ serial configuration family, but the EPC1L120 remains a drop-in for legacy designs.

見積もり お問い合わせ
EPC1L20 - 1Mb Altera Configuration PROM | 20-PLCC | OTP
EPC1L20

EPC1L20 - 1Mb Altera Configuration PROM | 20-PLCC | OTP

The Altera EPC1L20 is a 1-Mbit one-time-programmable (OTP) Configuration PROM designed to load configuration data into SRAM-based Altera FPGAs such as the Stratix, Cyclone, and earlier LUT-device families. Packaged in a 20-pin PLCC (J-leaded, 9x9 mm body), the EPC1L20 stores bitstream data in non-volatile flash memory and serially streams it to the target FPGA during power-up or reconfiguration. Per the verified manufacturer datasheet, the EPC flash-memory access time is approximately 90 ns (around 10 MHz), which yields a maximum flash read bandwidth near 160 Mbps across the 16-bit DQ[] bus, more than sufficient for legacy FPP/x16 configuration streams. A configuration PROM is a specialized serial configuration memory that bridges non-volatile storage and the FPGA's volatile SRAM configuration cells. Because SRAM-based LUT devices lose their configuration every time power is removed, the system requires an external boot source. EPC devices occupy the role of that boot source, replacing older EPROM-based controllers with a single-chip flash solution that supports in-system programming, small board area, and JTAG-based daisy-chain reconfiguration of multi-FPGA boards. Key functional features of the EPC1L20 include a 1-Mbit storage capacity, 8 MHz sustained configuration clock, 3.3 V typical operating supply, JTAG-compliant IEEE 1149.1 boundary-scan / ISP interface, and a 20-pin PLCC industry-standard footprint shared with earlier EPC1, EPC2, and EPC16 family members. The 'L' suffix denotes the lower-power variant, and the '20' indicates the PLCC-20 package. The EPC1L20 is one-time programmable rather than reprogrammable, making it well suited to production systems where the bitstream is finalized but cost-sensitive. Architecturally, the device integrates a flash array, an internal oscillator, a serial/parallel configuration state machine, and a JTAG controller. The configuration controller handles hand-shaking with the host FPGA's nSTATUS, nCONFIG, and CONF_DONE signals, automatically re-trying if the FPGA flags a CRC error. This eliminates the external sequencer logic that EPROM-based boot circuits required. Typical applications include Stratix-series FPGA boot, Cyclone-series FPGA boot, industrial control boards, multi-FPGA JTAG daisy-chain configurations, and legacy Altera design retrofits. Because the EPC1L20 is mature and widely second-sourced, designers commonly use it in long-life-cycle industrial and aerospace programs that must remain in production for ten or more years without requalification. When designing with the EPC1L20, reserve the JTAG chain for ISP and board-test access, and confirm 3.3 V rail decoupling with a 100 nF capacitor placed within 5 mm of the VCC pin. The OTP nature means a programming error bricks the device - verify the bitstream with a JTAG loop-back test before committing the final PROM. This page consolidates distributor pricing, parameter cross-reference, and design guidance for the EPC1L20 that the bare datasheet does not present side-by-side, helping engineers select, source, and qualify the part in one pass.

見積もり お問い合わせ
EPC1LC120 - 1Mb SRAM Config Memory, 8MHz, 120-Pin LQFP | Altera
EPC1LC120

EPC1LC120 - 1Mb SRAM Config Memory, 8MHz, 120-Pin LQFP | Altera

The Altera EPC1LC120 is a 1-Mbit serial-configuration memory IC designed for loading configuration bitstreams into SRAM-based FPGAs from the Altera / Intel family, including APEX, ACEX, Cyclone, MAX, Mercury, and Stratix-class devices. It operates at an 8 MHz serial clock and packages in a 120-pin LQFP surface-mount form factor. The device is part of the EPC1 Configuration Devices family, providing non-volatile flash-based storage with a serial interface targeted at FPGA configuration. A configuration memory (or configuration device) is a non-volatile storage IC that holds the FPGA's bitstream and serializes it onto a dedicated configuration bus (typically DATA, DCLK, nCONFIG, nSTATUS, CONF_DONE) at power-up. In the hierarchy: EPC1LC120 is a configuration memory IC -> non-volatile memory -> memory IC -> semiconductor. Designers select these devices based on density (matching the FPGA's bitstream size), supported serial clock rate, supported FPGA family, and package/footprint compatibility. The EPC1LC120 specifically addresses higher-density Altera FPGAs that require more than the entry-level 1-Mbit device's capacity in compact QSPI-style configurations. Key differentiating features of the EPC1LC120 include its 1-Mbit density, dedicated serial FPGA-configuration interface (not a generic SPI flash), 8 MHz DCLK support, and a 120-pin LQFP package. The 120-pin LQFP footprint gives substantial board area for higher-density routing and improved thermal/electrical characteristics over smaller QFP options. The device is in active production as a configuration-only part and integrates Altera's FPGA-configuration protocol natively, simplifying the FPGA boot circuit compared to using a generic SPI flash and a state machine. Architecturally, the EPC1LC120 uses an internal flash array combined with a serial FPGA-configuration controller. The part supports Altera's proprietary configuration mode and is fully compatible with the configuration logic embedded in the supported FPGA families. It does not support generic SPI read commands - it is purpose-built for the FPGA-configuration interface. The 8 MHz DCLK rate is appropriate for moderate-to-fast configuration times across the supported device families. Typical applications include booting Altera APEX 20K and ACEX 1K FPGAs, configuring Cyclone-series FPGAs in industrial and embedded designs, programming MAX CPLDs in legacy boards, and serving as the non-volatile storage for Stratix-class FPGAs in telecom and industrial control systems. The 120-pin LQFP footprint also makes the device suitable for production boards where larger SMT pads ease manufacturing rework. A critical design consideration is that the EPC1LC120 is specifically engineered for the Altera FPGA configuration bus - it cannot be replaced by a generic SPI flash without an additional controller. Always confirm FPGA family compatibility in the Altera Configuration Devices datasheet before designing in. Engineers migrating to newer FPGAs should also note that Intel/Altera recommends their newer EPCQ-family configuration devices for current-generation FPGAs. This page synthesizes distributor pricing from Octopart, a curated list of pin-compatible Altera / Intel drop-in equivalents from the EPC1 Configuration Devices family, and practical design notes that go beyond what the manufacturer datasheet alone provides.

見積もり お問い合わせ
EPC1LC20 - 1Mb SRAM FPGA Config Memory, 20-PLCC | Intel / Altera
EPC1LC20

EPC1LC20 - 1Mb SRAM FPGA Config Memory, 20-PLCC | Intel / Altera

The Intel / Altera EPC1LC20 is a 1-Mbit serial configuration memory IC designed for SRAM-based FPGA and CPLD devices, packaged in a 20-pin PLCC (J-leaded) form factor. Operating from a 3.3V or 5V supply, it provides in-system programmability (ISP) via the built-in IEEE 1149.1 (JTAG) interface, supporting configuration bitstream reload at every power-up, system reset, or remote field-update event. The part interfaces to Altera FPGAs through a dedicated serial configuration bus and an 8 MHz maximum DCLK rate. An FPGA configuration memory, sometimes called a configuration PROM or bitstream loader, is a non-volatile storage device that holds the binary configuration data for SRAM-based LUT devices. Because SRAM FPGAs lose their configuration when power is removed, an external boot source must reload the bitstream at every power-up. Within the system hierarchy, the EPC1LC20 sits between the system's non-volatile storage and the FPGA's configuration logic, classified as an EEPROM-based configuration PROM in the broader category of memory ICs, falling under configuration PROMs for FPGAs in the Intel/Altera ecosystem. Key features include 1,048,576 bits (1Mb) of serial Flash/EPROM configuration storage, 5.0V and 3.3V in-system programmability, JTAG-based ISP support, a dedicated serial configuration interface, and a multi-device configuration daisy-chain option. The PLCC-20 surface-mount package is footprint-compatible with the older EPC1PC8 (DIP-8) adapter boards when used with a socketed carrier. The EPC1LC20 implements a synchronous serial interface with a 4-pin protocol (nCS, DCLK, DATA, nINIT_CONF) plus JTAG pins (TCK, TMS, TDI, TDO) for ISP. The internal architecture separates the JTAG controller, the configuration shift register, and the non-volatile memory array, allowing concurrent ISP and configuration read operations in many usage scenarios. Typical applications include Altera ACEX 1K, APEX 20K, Cyclone, FLEX 10K, and Mercury family FPGA configuration storage; industrial control systems requiring remote bitstream updates via JTAG; legacy telecom and test equipment upgrades; and embedded prototypes migrating from older PROMs to in-system reprogrammable storage. When designing with this device, ensure that the JTAG chain is terminated correctly and that nINIT_CONF is pulled to the correct logic level for the target FPGA family. The 8 MHz DCLK ceiling must be respected for the specific Altera FPGA being configured - some newer families require the companion EPC2 or EPC4 configuration devices instead. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.

見積もり お問い合わせ
EPC1LC20-W - 1Mb OTP Configuration PROM 20-PLCC | Intel/Altera
EPC1LC20-W

EPC1LC20-W - 1Mb OTP Configuration PROM 20-PLCC | Intel/Altera

The Intel / Altera EPC1LC20-W is a 1-Mbit one-time-programmable (OTP) configuration PROM in a 20-pin J-lead PLCC package, designed to load configuration bitstreams into SRAM-based LUT FPGAs (Cyclone, FLEX, APEX, ACEX families) at power-up. It operates at up to 8 MHz configuration clock and supports 5.0 V / 3.3 V in-system programmability (ISP) through the built-in IEEE 1149.1 (JTAG) interface, and the -W suffix denotes the lead-free / Pb-free terminal finish on the same 20-PLCC body. A configuration PROM is a non-volatile serial memory whose sole purpose is to boot an SRAM-based FPGA. Because SRAM cells lose their configuration when power is removed, every Altera SRAM FPGA requires an external boot source on each power-up. EPC1LC20-W fills that role by storing the FPGA's compressed bitstream and clocking it out serially to the FPGA's nCONFIG / DATA / DCLK pins, eliminating the need for a separate microcontroller boot loader. Key features include 1 Mbit of OTP storage organized as a single daisy-chainable serial device, 8 MHz maximum configuration clock, 3.3 V and 5.0 V tolerant I/O, an integrated IEEE 1149.1 JTAG state machine for ISP, and daisy-chain support that lets multiple EPC1 / EPC2 devices cascade to program FPGAs of larger bitstream size. The 20-pin PLCC (9x9 mm) package is socket-compatible with the standard EPC1LC20 footprint and is JEDEC standard. Architecturally, the EPC1LC20-W contains an OTP memory array, an oscillator / DCLK generator, a JTAG TAP controller, and a serial configuration state machine. The internal oscillator drives DCLK to the FPGA during configuration, while DATA shifts out the bitstream. Because configuration is one-time, the part cannot be re-programmed in-circuit through JTAG - ISP only writes, never erases, the OTP array. Typical applications include standalone FPGA boot for Altera Cyclone, FLEX 6000 / 10K / 10KE, ACEX 1K, APEX 20K and Mercury device families, industrial control cards, telecom line cards, and prototype / production systems where a discrete microcontroller boot loader is undesirable. Designers often pair it with EPC2 LC20 (re-programmable variant) during development and migrate to EPC1LC20-W in volume. When designing with this part, observe the nCONFIG / nSTATUS timing relationships specified in the Altera Configuration Devices handbook and ensure the 20-PLCC socket is rated for the operating temperature range. The -W (lead-free) finish is fully backward-compatible with the standard EPC1LC20 footprint.

見積もり お問い合わせ
EPC1LC20-WCEC52 - 1Mb OTP Config PROM, 20-PLCC | Altera
EPC1LC20-WCEC52

EPC1LC20-WCEC52 - 1Mb OTP Config PROM, 20-PLCC | Altera

The Altera EPC1LC20-WCEC52 is a 1-Mbit one-time-programmable (OTP) serial configuration PROM designed to load configuration bitstreams into SRAM-based Altera FPGAs such as the Cyclone, Stratix, APEX, and ACEX families. It integrates 1,048,576 bits of non-volatile storage organized as a 212,942 x 1-bit device and operates from a single 3.3 V supply, with 5.0-V tolerant I/O on the FPGA configuration interface. Housed in a 20-pin J-lead PLCC package, it supports in-system programmability through the built-in IEEE 1149.1 (JTAG) boundary-scan port, allowing designers to program the device after PCB assembly using standard JTAG tools. What is a configuration PROM? In FPGA-based systems, SRAM-based LUT devices are volatile and must be reloaded from non-volatile memory every time they power up. A configuration PROM is a dedicated serial flash-like memory that holds the FPGA bitstream and streams it to the FPGA during the configuration phase via a standardized serial protocol (typically FPP or PS mode on Altera devices). Within the broader component hierarchy, the EPC1 sits below memory IC and above general-purpose serial flash: configuration PROM -> serial configuration memory -> non-volatile memory -> memory IC -> semiconductor. Key features include an 8 MHz configuration clock, low-power CMOS process, hardware reset pin, JTAG-compliant ISP, and dedicated open-drain CONF_DONE and nSTATUS handshake lines. The part supports 3.3 V and 5.0 V operation and replaces the older EPC1 family while maintaining pin compatibility with the 20-pin PLCC footprint used across the original EPC1 generation. Architecturally, the EPC1LC20 uses an internal oscillator, a serial state machine, and an internal charge pump to drive the OTP cells during programming. It exposes only four active signals to the FPGA: nCS, DATA, DCLK, and nCONFIG, keeping board routing simple. Read access during configuration is sequential; once nCONFIG is asserted and nSTATUS goes high, the device clocks out the bitstream on the rising edge of DCLK until CONF_DONE is asserted. Typical applications include standalone FPGA configuration storage for Cyclone II/III prototyping boards, factory programming for production Altera FPGA modules, JTAG-programmable single-FPGA designs, and design migration paths where older EPC1/EPC2 PROMs are being requalified. The 20-PLCC through-hole footprint also suits legacy industrial control and test equipment where socketed configuration memory is preferred for in-field bitstream updates. When designing with this part, note that the OTP array cannot be re-erased - the JTAG ISP path performs the one and only programming operation. Ensure your JTAG chain order and TMS/TCK termination match the IEEE 1149.1 specification, and decouple VCC with a 0.1 uF ceramic capacitor placed within 5 mm of the supply pin to suppress programming-induced transients. This page synthesizes distributor pricing, drop-in alternatives in the same 20-PLCC footprint, and practical configuration-routing design notes that go beyond what is printed in the original Altera datasheet.

見積もり お問い合わせ
EPC1LC20/LI20 - Altera 1Mb OTP Configuration PROM | PLCC-20
EPC1LC20/LI20

EPC1LC20/LI20 - Altera 1Mb OTP Configuration PROM | PLCC-20

The Altera EPC1LC20/LI20 is a 1-Mbit one-time-programmable (OTP) configuration PROM designed to configure SRAM-based Altera FPGAs, particularly devices in the APEX 20K, FLEX 10K, and ACEX 1K families. It is packaged in a 20-pin PLCC (J-lead) surface-mount package and supports a serial configuration clock of up to 8 MHz, allowing rapid FPGA configuration at power-up. An Altera Configuration PROM is a non-volatile memory device specifically designed to store the configuration bitstream of an SRAM-based FPGA. Because SRAM FPGAs lose their configuration when power is removed, they require an external boot memory to reload their logic fabric and routing on every power-up. Altera's EPC1 series pre-dates modern flash-based solutions such as EPCS and EPCQ, and uses a proprietary serial daisy-chain interface (not SPI-compatible). The /LI20 suffix designates the industrial operating temperature grade, qualified for -40C to +85C operation. Key features include 3.3V and 5.0V in-system programmability (ISP) through the built-in IEEE 1149.1 JTAG interface, a low-power CMOS process, and a maximum configuration clock rate compatible with legacy APEX 20K FPGAs. The PLCC-20 package is socket-compatible, allowing easy in-system replacement and programming. The EPC1LC20 uses Altera's proprietary serial configuration protocol, not the industry-standard SPI interface found in later EPCS devices. This protocol uses the nSTATUS, CONF_DONE, and DCLK handshaking signals, allowing the PROM to control FPGA configuration timing autonomously. A single EPC1 can cascade to configure multiple FPGAs in daisy-chain mode. Typical applications include APEX 20K-series FPGA boot memory, FLEX 10K-series configuration storage, ACEX 1K-family boot loading, and industrial embedded systems requiring -40C to +85C temperature range operation. The EPC1LC20/LI20 is suitable for legacy designs and field-programmable industrial controllers. When designing with this device, note that it cannot be replaced by EPCS-series PROMs without firmware changes, because the EPCS family uses SPI protocol while EPC1 uses the older Altera serial protocol. Designers migrating from APEX 20K to Cyclone or newer FPGA families must also migrate to EPCS or EPCQ configuration PROMs. This page synthesizes distributor pricing, drop-in same-package alternatives, and protocol-level design notes not found in the manufacturer datasheet alone.

見積もり お問い合わせ
EPC1LC20AL3894 - 1Mb FPGA Config PROM, 20-PLCC | Intel / Altera
EPC1LC20AL3894

EPC1LC20AL3894 - 1Mb FPGA Config PROM, 20-PLCC | Intel / Altera

The Intel / Altera EPC1LC20AL3894 is a 1-Mbit (212,942 × 1-bit) one-time-programmable (OTP) serial configuration PROM designed for SRAM-based LUT FPGAs in a 20-pin Plastic Leaded Chip Carrier (PLCC, J-lead) package. The 'AL3894' suffix denotes a specific Altera tape-and-reel / shipping variant of the standard EPC1LC20 die, sharing identical electrical specifications and pinout with the base part. The device operates from a single 3.3 V supply, supports a serial configuration clock up to 8 MHz, and provides industry-standard serial configuration protocol compatibility with Altera FPGAs including the Cyclone, APEX, ACEX, FLEX 10K, MAX 7000S/AE/B, and older FLEX series. What is a Configuration PROM? A configuration PROM is a non-volatile memory device that stores the FPGA's bitstream (the binary configuration file that defines the FPGA's logic, routing, and I/O behavior) and serially loads it into the FPGA at power-up or upon reconfiguration. Because SRAM-based LUT (Look-Up Table) FPGAs lose their configuration when power is removed, they require an external boot memory source. The hierarchy is: configuration PROM → boot memory → FPGA bitstream storage → SRAM-based LUT FPGA → programmable logic. The EPC1 family belongs to the oldest tier of Altera (now Intel PSG) configuration solutions, predating modern flash-based or processor-embedded configuration schemes. Key features include 1-Mbit storage organized as 212,942 × 1, an industry-standard 4-pin serial interface (DATA, DCLK, nCS, nINIT_CONF), simple hand-shaking protocol, 3.3 V single-supply operation, and a 20-pin PLCC package with J-leads for through-hole or socket mounting. The 'LC' suffix indicates a 3.3 V variant as opposed to the original 5 V EPC1 (PC suffix). The device is factory-programmed one-time only via Altera's programming service, then field-deployed as a read-only configuration source. Architecturally, the EPC1LC20 uses an EPROM (UV-erasable, OTP-programmed) cell array with built-in address counter and serial data shift register. During FPGA configuration, the FPGA generates DCLK and the EPC1 shifts out data on each rising edge; the FPGA also drives nCS and acknowledges via nSTATUS / CONF_DONE. This synchronous serial protocol eliminates the need for an external microcontroller, enabling simple 'configure-on-power-up' operation in standalone FPGA systems. Typical applications include boot configuration for legacy Altera Cyclone, APEX, ACEX, FLEX 10K and MAX 7000S/AE/B FPGAs, industrial control systems using FPGA coprocessors, telecommunications line cards, and prototype / low-volume production systems where configuration bitstreams must persist through power cycles. Design consideration: when migrating designs to modern Intel Cyclone 10, Cyclone V, or later families, designers should evaluate newer serial configuration devices (EPCS16, EPCQ16, EPCQ64, EPCQL256) because the EPC1 protocol is no longer supported on newer device families.

見積もり お問い合わせ
EPC1LC20C - 1Mb FPGA Config Memory, 20-Pin LCC | Altera
EPC1LC20C

EPC1LC20C - 1Mb FPGA Config Memory, 20-Pin LCC | Altera

The Altera EPC1LC20C is a 1-Mbit serial configuration memory device designed to load configuration bitstreams into SRAM-based Altera LUT FPGAs, such as the FLEX, ACEX, APEX and Cyclone families, on every power-up or reconfiguration event. Packaged in a 20-pin LCC (Leadless Chip Carrier) with industrial-grade temperature rating, the EPC1LC20C delivers 8 MHz configuration clock performance with flash-based non-volatile storage and in-system programmability via JTAG. Configuration devices are non-volatile serial memories specifically architected to store FPGA bitstream data. An LCC (Leadless Chip Carrier) is a ceramic-surface-mount package with castellated edges that solder to PCB pads. The EPC1LC20C belongs to Altera's EPC1 family, which preceded the EPC2 and EPC4 generations and remains in production for legacy design support. The device integrates a 4-pin JTAG interface (TCK, TMS, TDI, TDO), a serial configuration clock output (DCLK), data output (DATA), and chip-select controls, forming a complete FPGA configuration solution that replaces external boot PROMs in legacy systems. Key features include 1,048,576 bits of flash storage, in-system programmability through JTAG (IEEE 1149.1 Boundary Scan), cascading support for multiple FPGA chains via nCS and CS pins, and a 5.0V or 3.3V supply mode. The LCC-20 ceramic package provides hermeticity and wide temperature tolerance suitable for industrial, military, and aerospace applications where plastic packages would be unreliable. The EPC1LC20C uses a serial-data architecture where the FPGA acts as the configuration master. On power-up the EPC1 outputs a configuration clock on DCLK and bitstream data on DATA, which the slave FPGA latches until its SRAM is fully loaded. Configuration time for the FLEX 10K family is approximately 50 ms. Cascading allows multiple EPC1 devices to load multiple FPGAs in daisy-chain fashion by tying nCS/CS in sequence. Typical applications include legacy Altera FLEX 10K / ACEX 1K / APEX 20K series FPGA boot memory, industrial control boards, telecom infrastructure retrofits, and military/aerospace systems where hermetic ceramic packaging is mandatory. Newer Altera FPGA families (Cyclone, Stratix, Arria, Agilex) use EPCQ or EPCQ-L serial quad-mode configuration devices that are not pin-compatible with the EPC1LC20C. When designing with the EPC1LC20C, ensure the JTAG chain order matches the expected FPGA-then-EPC sequence to prevent configuration lockups. Decoupling the VCC pin with a 100 nF ceramic capacitor placed within 5 mm of the package pad is recommended to suppress switching transients during flash programming.

見積もり お問い合わせ
EPC1LC20CEC - 1Mb OTP Config PROM 20-PLCC | Altera
EPC1LC20CEC

EPC1LC20CEC - 1Mb OTP Config PROM 20-PLCC | Altera

The Altera EPC1LC20CEC is a 1-Mbit one-time-programmable (OTP) configuration memory device for SRAM-based LUT FPGAs, housed in a 20-pin Plastic Leaded Chip Carrier (PLCC, 9x9 mm) package. It provides serial configuration data to Altera FPGA families at an 8 MHz configuration clock rate, and is qualified for commercial operating temperatures of 0°C to +70°C. Background Knowledge: A configuration PROM is a non-volatile serial memory used to load the bitstream of an SRAM-based FPGA at every power-up, because SRAM cells lose their configuration when power is removed. Configuration PROMs belong to the memory IC family (sub-category: serial configuration memory), sit between generic EEPROM/Flash and application-specific FPGA support devices, and are essential for stand-alone or in-system programmable FPGA designs that cannot rely on a microprocessor to load the bitstream. Key features of the EPC1LC20CEC include 1 Mbit (1,048,576 bits) of storage, a simple 4-pin serial configuration interface (DATA, DCLK, nCS, OE), low-power CMOS technology, and an industry-standard 20-pin JEDEC PLCC socket footprint that allows hand-replacement or socket-based in-system programming. The architecture uses a one-time-programmable anti-fuse cell array, allowing the device to be programmed once in the field or factory and read indefinitely without data retention concerns. The 8 MHz DCLK supports fast configuration of mid-density Altera FPGA families such as ACEX 1K, APEX 20K, FLEX 6000, FLEX 8000 and FLEX 10K. Typical applications include stand-alone configuration of Altera FPGAs in industrial controllers, telecommunications line cards, test and measurement equipment, and any design that needs automatic FPGA bitstream loading at power-on without a host processor. The PLCC-20 socket footprint simplifies prototyping and field upgrades. Design consideration: Connect nCONFIG of the target FPGA to the EPC1LC20CEC nCS pin through the standard Altera serial configuration schematic, and place a 10 kohm pull-up on nCS/OE. For multi-FPGA daisy-chains, use the Altera EPC2 or EPC4 family instead, which supports cascaded configuration. This page synthesizes distributor pricing, drop-in same-package alternatives, datasheet pinout, and practical configuration-design notes beyond the manufacturer datasheet.

見積もり お問い合わせ
EPC1LC20HEC - 1Mb FPGA Config PROM, 20-PLCC | Intel (Altera)
EPC1LC20HEC

EPC1LC20HEC - 1Mb FPGA Config PROM, 20-PLCC | Intel (Altera)

The Intel (Altera) EPC1LC20HEC is a 1-Mbit OTP (one-time programmable) configuration memory device designed to store and load configuration bitstreams into SRAM-based Altera FPGAs such as the APEX, ACEX, FLEX, and Cyclone families. Housed in a 20-pin Plastic Leaded Chip Carrier (PLCC) package with a J-lead termination, it provides up to 1 Mbit of non-volatile storage and a serial configuration clock of up to 8 MHz, supporting both 3.3 V and 5 V system rails. Background knowledge: a configuration PROM (programmable read-only memory) is a non-volatile memory device that holds the FPGA bitstream and serially shifts it into the SRAM configuration cells of the FPGA at every power-up, system reset, or reconfiguration event. Because SRAM-based FPGAs lose their configuration when power is removed, an external configuration PROM is required in most standalone designs. In the system hierarchy, a configuration PROM sits below the FPGA in the boot chain and is itself a type of serial configuration memory, which is a subcategory of non-volatile memory ICs. Key features include a simple four-pin serial interface (nCS, DCLK, DATA, nINIT_CONF), daisy-chain capability for multi-device configuration, and a programmable nINIT_CONF pin that can drive the FPGA nCONFIG or nSTATUS lines. The "HEC" suffix denotes the higher-temperature variant rated for the commercial 0C to +70C range and ships in tube packaging. Internal oscillator-free design means timing is fully FPGA-driven via the DCLK line. The device architecture combines a one-time-programmable serial EEPROM array with a serial interface state machine and a dedicated DONE pin for chain completion signalling. The 1-Mbit density comfortably holds the largest Altera APEX and Cyclone configuration files with margin, and the 20-pin PLCC socket allows easy in-system programming during prototyping and field upgrades using Altera's free software. Typical applications include boot configuration for legacy APEX 20K and ACEX 1K FPGAs, factory programming stations, and any Altera/Intel FPGA design that previously relied on the discontinued EPC1 or EPC2 devices. The EPC1LC20 is widely used in industrial control cards, telecommunications line cards, and military-aerospace retrofits where Altera's older device families remain in service. Designers should note that the EPC1LC20 is not supported by newer Altera/Intel FPGA families (Cyclone III and beyond), which use the EPCS or EPCQ serial flash devices instead. Verify FPGA-configuration-PROM compatibility before selection, and use a 20-pin PLCC socket for in-circuit reprogramming.

見積もり お問い合わせ
EPC1LC20N - 1Mb OTP FPGA Configuration PROM | Intel / Altera | PLCC-20
EPC1LC20N

EPC1LC20N - 1Mb OTP FPGA Configuration PROM | Intel / Altera | PLCC-20

The Intel / Altera EPC1LC20N is a 1-Mbit One-Time-Programmable (OTP) configuration PROM designed to store and load configuration bitstreams into SRAM-based Altera FPGA devices. Packaged in a 20-pin Plastic Leaded Chip Carrier (PLCC-20) with a J-lead footprint measuring 9x9 mm, the EPC1LC20N operates at a configuration clock frequency of 16.7 MHz and supports dual supply rails of 3.0 V to 3.6 V and 4.75 V to 5.25 V. Programming data is stored in a CMOS EPROM array, allowing a single in-system program operation that is retained for the device lifetime. An FPGA configuration PROM is a non-volatile memory device that holds the bitstream which initializes an SRAM-based FPGA each time the system powers up or reinitializes. SRAM-based lookup-table (LUT) FPGAs, including members of the Altera FLEX, APEX, ACEX, and Mercury families, lose their configuration when power is removed, so an external boot memory is mandatory. The hierarchy is: configuration PROM -> boot memory -> FPGA companion chip -> programmable logic -> semiconductor. OTP variants such as the EPC1LC20N are typically used in production systems where the bitstream is finalized, while in-system programmable EPC2-series parts are preferred during development. Key features of the EPC1LC20N include automatic CRC-based error detection, a daisy-chain capability for programming multiple devices in series, JTAG-friendly boundary-scan testability, and an open-drain CONF_DONE output. The part uses a simple 4-pin serial interface (DATA, DCLK, nCONFIG, nSTATUS) that is directly compatible with the FPP or PS configuration modes of Altera FPGAs, allowing board designers to drop the part into existing reference designs without glue logic. Typical applications include Altera FLEX 10K, FLEX 6000, APEX 20K, ACEX 1K, and Mercury FPGA configuration stores, industrial controller bitstream backup, telecommunications line-card boot memory, and military / aerospace SRAM-FPGA initialization where field reprogrammability is not required. When designing with this device, the EPC1LC20N should be paired with a 10 kohm pull-up on nSTATUS and a 10 kohm pull-up on CONF_DONE to guarantee valid logic levels during FPGA power-up sequencing.

見積もり お問い合わせ
EPC1LC20U - 1Mb FPGA Config PROM, 20-PLCC | Altera
EPC1LC20U

EPC1LC20U - 1Mb FPGA Config PROM, 20-PLCC | Altera

The Altera EPC1LC20U is a 1-Mbit OTP (One-Time-Programmable) configuration memory device designed to store and supply configuration data to SRAM-based Altera FPGA and CPLD devices, housed in a 20-pin PLCC (9x9 mm) package. It interfaces with the host FPGA through Altera's dedicated serial configuration protocol, supporting a maximum configuration clock frequency of 8 MHz over a simple four-wire (nSTATUS, nCONFIG, DCLK, DATA) serial bus. The EPC1LC20U is functionally equivalent to the EPC1LC20 part and is offered in a Pb-free (lead-free) finish designated by the "U" suffix. A configuration PROM is a non-volatile memory that holds the FPGA's bitstream. Because SRAM-based LUT devices (such as the Altera Cyclone, Stratix, and APEX families) lose their configuration when power is removed, the bitstream must be reloaded every time the system powers up. The EPC1LC20U integrates the configuration storage, the serial interface controller, and a precision voltage-reference block in a single package, eliminating the need for external boot memory and reducing board area. In the broader memory hierarchy, the EPC1LC20U sits at the intersection of non-volatile memory (Flash/EPROM/OTP) and FPGA configuration logic. Key features include 1 Mbit of OTP storage (sufficient for the largest pre-Cyclone-II bitstreams), 8 MHz maximum DCLK rate, open-drain nSTATUS/nCONFIG handshaking, cascading capability to support larger bitstreams through multiple PROMs chained together, and 3.3V typical operation. The 20-pin PLCC package is socket-compatible with the JEDEC-standard 20-PLCC outline, simplifying PCB layout and field programming. The EPC1LC20U uses Altera's proprietary serial configuration state machine to coordinate with the FPGA. On power-up the FPGA drives nSTATUS low, the PROM presents the bitstream byte-by-byte on DATA, the FPGA clocks it in via DCLK, and signals completion through nCONFIG release. Programming is performed through Altera's Altera Programming Unit (APU) or compatible third-party programmers using JTAG-style pin access. Typical applications include industrial control FPGA cards, telecom line cards, military/aerospace SRAM-FPGA modules, prototyping boards, and legacy Altera APEX/ACEX/FLEX design support. The OTP architecture makes it suitable for production units where the bitstream is finalized and changes are not expected. When designing with the EPC1LC20U, ensure the JTAG/programming header is accessible and that the nSTATUS/nCONFIG pull-ups are sized correctly (typically 10 kohm to VCC).

見積もり お問い合わせ
EPC1LC20W - 1Mb Serial Config Flash, PLCC-20 | Intel / Altera
EPC1LC20W

EPC1LC20W - 1Mb Serial Config Flash, PLCC-20 | Intel / Altera

The Intel / Altera EPC1LC20W is a 1 Mbit serial configuration flash memory designed to store configuration bitstreams for SRAM-based Altera FPGAs (CPLDs and FPGAs from the Classic, MAX, FLEX, ACEX, Cyclone, and APEX families). It is housed in a 20-pin PLCC (J-lead) package and operates as a standalone configuration device that reloads the FPGA on every power-up, system reset, or remote field update. A configuration device is a non-volatile serial memory that holds the FPGA's programming bitstream and serially shifts it into the SRAM-based logic device through a dedicated configuration interface (typically a 4-wire or 8-wire passive serial / Fast Passive Parallel link). Because SRAM cells lose their configuration when power is removed, the system MUST use a configuration memory like the EPC1LC20 to restore the design on every boot. Within the broader taxonomy, the EPC1LC20 sits in the configuration memory sub-class of memory ICs, which itself belongs to programmable logic support and FPGA configuration memory hierarchies. Key features include 1 Mbit of non-volatile storage, a serial configuration interface operating at up to 8 MHz, low-power CMOS technology with a typical standby current below 100 uA, 3.3V or 5V supply compatibility, and dedicated nSTATUS, nCONFIG, and CONF_DONE handshake pins that coordinate FPGA configuration handshaking. The 20-pin PLCC package is through-hole and socket-compatible with classic Altera development boards. The EPC1LC20 implements a simple state machine that drives configuration pins automatically: it monitors nCONFIG, asserts nSTATUS to acknowledge FPGA readiness, and clocks out data on the FPGA's DATA0 / DCLK pins until CONF_DONE goes high. Reconfiguration (in-system programming) is triggered by toggling nCONFIG, allowing field updates without removing the FPGA from the board. Typical applications include Altera FLEX 10K / ACEX 1K / Cyclone FPGA configuration storage, industrial control boards using MAX7000S CPLDs, retrofit and legacy board repair, and Avionics / military systems where a non-volatile FPGA boot source is mandated. The PLCC-20 socketed form factor is particularly suited to legacy through-hole designs where field replacement of the configuration memory is desirable. When designing with this device, ensure the EPC1LC20W sits close to the FPGA with short, parallel DATA / DCLK traces to minimize skew. Decoupling of 0.1 uF and 10 uF near the VCC pin is recommended. For new designs, prefer the modern EPCQ-series (EPCQ32, EPCQ64, EPCQ128, EPCQ256) which are smaller, faster, and offered in surface-mount packages - the EPC1LC20W is primarily a legacy / legacy-replacement part.

見積もり お問い合わせ
EPC1LI20 - 1Mb OTP FPGA Config PROM 20-PLCC | Altera / Intel
EPC1LI20

EPC1LI20 - 1Mb OTP FPGA Config PROM 20-PLCC | Altera / Intel

The Altera (now Intel) EPC1LI20 is a 1-megabit One-Time-Programmable (OTP) configuration memory device designed to configure SRAM-based Altera FPGAs such as the FLEX 8000, FLEX 10K, ACEX 1K, APEX 20K, and Mercury families. The device stores the FPGA configuration bitstream and serially loads it into the target FPGA at power-up through the Altera passive-serial, active-serial, or Altera flexible JTAG configuration scheme. The part is housed in a 20-pin Plastic J-Leaded Chip Carrier (PLCC, 9x9 mm body) and operates from a single 5.0 V supply (3.3 V-compatible I/O on EPC2 family). A configuration PROM is a non-volatile memory IC whose sole purpose is to hold the bitstream for an SRAM-based FPGA. Because SRAM FPGAs lose their configuration when power is removed, a configuration device such as the EPC1LI20 is required in every standalone board design. The EPC1 family belongs to the broader category of FPGA configuration memory (FPGA > Configuration Memory > Configuration PROM > Non-volatile Memory > Memory IC), and is typically selected over parallel PROMs or microcontrollers because it provides a purpose-built FPGA configuration interface, eliminating firmware development and reducing board area. Key features of the EPC1LI20 include 1 Mb of OTP storage, a serial configuration clock of up to 8 MHz (per Altera datasheet Table 1), simple four-wire interface (nCS, DCLK, DATA, OE), 5.0 V single-supply operation, low-power CMOS process, and a 1000-erase-equivalent PROM endurance rating. Programming is performed in-system through the standard JTAG (IEEE 1149.1) chain, allowing board-level programming without removing the device. The 20-pin PLCC package offers socket compatibility for prototyping and field-replacement scenarios. Architecturally, the EPC1LI20 contains an oscillator, address counter, programming voltage generator, and a UV-erasable EPROM-style memory array. The internal state machine sequences through the array on each rising DCLK edge, presenting the next data byte on the DATA output. An optional cascading mode allows multiple EPC1 devices to be daisy-chained to configure large FPGAs (e.g., APEX 20K) or multi-FPGAs systems, using the nCASC pin for handshaking. Typical applications include single-FPGA standalone configuration, multi-FPGA board configuration with daisy-chained PROMs, FPGA development platforms, factory programming stations, industrial control and factory automation boards, and military/aerospace SRAM-FPGA systems requiring legacy 5V logic compatibility. Designers choose EPC1LI20 over flash-based EPC2 when the bitstream is finalized and cost-effective OTP storage is preferred. When designing with the EPC1LI20, ensure that the FPGA's configuration mode pins MSEL[1:0] are correctly set for the Altera serial configuration scheme. Decoupling: place a 0.1 uF ceramic capacitor close to VCC and another close to the VPP pin. The JTAG chain should include proper TMS/TCK pull-ups as recommended in IEEE 1149.1 boundary-scan practice. For multi-device cascading, verify timing against the FPGA's CONF_DONE and nSTATUS handshakes. This page synthesizes distributor pricing, cross-reference data from FindChips, and practical JTAG-programming notes not found in a single Altera datasheet, giving engineers a complete view of the EPC1LI20 lifecycle, drop-in alternatives, and design trade-offs.

見積もり お問い合わせ
EPC1LI20N - 1Mb OTP FPGA Configuration PROM | Altera
EPC1LI20N

EPC1LI20N - 1Mb OTP FPGA Configuration PROM | Altera

The Altera (Intel) EPC1LI20N is a 1-Mbit one-time-programmable (OTP) configuration memory device designed to load SRAM-based Altera FPGAs at power-up, packaged in a 20-pin plastic J-lead chip carrier (PLCC). It operates from dual supply rails of 3.0 V to 3.6 V and 4.5 V to 5.5 V, supports an industrial temperature range of -40C to +85C, and is shipped in tubes. A configuration PROM is a non-volatile serial memory that stores the FPGA's bitstream and presents it to the FPGA's configuration controller on power-up. In the Altera taxonomy, the EPC1 family sits at the entry tier: a single-device, OTP solution for LUT-based FPGAs such as the Cyclone, FLEX 10K, and APEX families. EPC1 devices are programmed once with the Quartus / MAX+PLUS II software flow and then permanently drive nCONFIG, DCLK, and DATA0 lines during every subsequent FPGA configuration. Key specifications include a 1 Mb (1,048,576-bit) memory capacity, JTAG-compliant IEEE 1149.1 boundary-scan interface for in-system programming, a low-pin-count serial interface that minimizes FPGA pin usage during configuration, and programmable compression support that reduces configuration file size by 30-55%. The PLCC-20 footprint is the same J-lead package used across the entire EPC1 / EPC2 family, allowing board designers to migrate between OTP and flash-backed variants without PCB rework. The EPC1 architecture uses an internal oscillator and state machine to implement Altera's proprietary serial configuration protocol, automatically detecting the target FPGA density and clocking the bitstream without external glue logic. This makes it ideal for cost-sensitive, single-FPGA designs where board space and BOM count matter more than field-upgradability. Typical applications include factory-programmed FPGA configuration in industrial controllers, telecom line cards, and instrumentation where the bitstream is fixed for the product's lifetime. Engineers commonly pair the EPC1LI20N with Altera Cyclone II / III, FLEX 10KE, and ACEX 1K devices. When designing with the EPC1LI20N, note that the device is OTP - any bitstream revision requires physical replacement. Reserve the JTAG pins on the FPGA so the EPC1 can be programmed through the FPGA's JTAG chain in production. This page synthesizes distributor stock, parametric cross-references, and application guidance specific to the EPC1LI20N's 20-PLCC OTP configuration role - information not assembled in any single distributor listing.

USD $7.80 お問い合わせ
EPC1LLC20 - 1Mb Serial Config Memory | Intel (Altera) | 20-Pin PLCC
EPC1LLC20

EPC1LLC20 - 1Mb Serial Config Memory | Intel (Altera) | 20-Pin PLCC

The Intel (formerly Altera) EPC1LLC20 is a 1-Mbit serial configuration memory device in a 20-pin Plastic Leaded Chip Carrier (PLCC) package, designed to store and stream configuration bitstreams to SRAM-based Altera FPGAs at power-up. It supports a serial configuration clock of up to 8 MHz and interfaces with Altera FLEX, ACEX, APEX, Cyclone, and Mercury device families via the dedicated serial configuration interface. A configuration memory (or configuration device) is a non-volatile storage IC that holds the FPGA bitstream so that the SRAM-based LUT fabric inside an FPGA can be re-loaded each time the system powers up, resets, or needs new logic. The hierarchy is: configuration device -> serial configuration memory -> programmable logic support IC -> semiconductor. Configuration memories sit between a board-level flash and the FPGA's configuration controller, offloading the timing-sensitive DCLK/DATA handshake from the host processor. Key features include 1,048,576 bits of flash storage, a 3.3V single-supply operation (2.7V to 3.6V tolerance), an industry-standard 4-pin serial interface (nCS, DCLK, DATA, nINIT_CONF/nCONFIG-compatible pinout), and 100,000 erase/program cycles endurance. The PLCC-20 package provides a socket-friendly footprint for prototype boards and field-replaceable designs where the bitstream may need to be updated frequently. EPC1LLC20 is fabricated on a 0.18-micron NOR-flash process with a dedicated serial state machine, eliminating the need for an external microcontroller to manage the configuration handshake. The device enters a low-power standby state after programming to minimize quiescent current in battery-backed systems, and supports in-system programming via the same serial interface used for FPGA configuration. Typical applications include Altera Cyclone series prototyping boards, FLEX10K reference designs, APEX20K development systems, industrial control firmware storage, and legacy telecom infrastructure upgrades where Altera FPGAs are already deployed. Designers often use the EPC1LLC20 alongside Altera ByteBlaster or USB-Blaster download cables for in-system reprogramming. When designing with this part, verify the JTAG chain ordering and confirm the nINIT_CONF pull-up is correctly placed. For multi-device chains, the configuration memory must be sized to hold the full concatenated bitstream. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the original Altera datasheet.

見積もり お問い合わせ
EPC1P18N - 1Mb Altera Config PROM for SRAM-based FPGAs
EPC1P18N

EPC1P18N - 1Mb Altera Config PROM for SRAM-based FPGAs

The Altera (Intel Programmable Solutions Group) EPC1P18N is a 1-Mbit one-time programmable (OTP) configuration memory device designed to store and load the configuration bitstream of SRAM-based Altera look-up-table (LUT) FPGAs such as the Cyclone, APEX, ACEX, and Mercury families. Housed in an 8-pin PDIP through-hole package, the EPC1P18N provides a simple, low-pin-count interface that streams bitstream data to the target FPGA at power-up through a dedicated serial configuration chain, eliminating the need for external boot memory in many designs. What is an FPGA configuration PROM? An FPGA configuration PROM (also called a configuration device or boot PROM) is a non-volatile serial memory that holds the FPGA's bitstream image and serially delivers it to the SRAM-based FPGA at power-up. Because SRAM is volatile, every time the FPGA powers on it must be re-loaded from an external source; the configuration PROM provides that source. The hierarchy is: FPGA configuration device -> configuration memory -> serial PROM -> non-volatile memory -> semiconductor memory. Altera configuration PROMs sit alongside the EPC2, EPC4, EPC8, and EPC16 in the same family, scaled by bitstream size. Key features include 1 Mbit of storage capacity (sufficient for legacy Cyclone-class bitstreams), dual supply support (3.0 V to 3.6 V and 4.5 V to 5.5 V) so the part can be paired with both 3.3 V and 5 V Altera FPGAs, Altera's proprietary serial configuration protocol, and industrial operating temperature range of -40 C to +85 C. The 8-pin PDIP package has a 0.300 inch (7.62 mm) row spacing and is supplied in tube packaging. In a typical system the EPC1P18N sits at the end of a daisy-chain of FPGA configuration devices driven by the FPGA's MSEL[2:0] configuration mode pins and the nCONFIG / nSTATUS handshake. Because the part is one-time programmable, bitstream updates require physical part replacement - the EPC1P18N is therefore not a field-upgradeable storage medium. Engineers designing new boards today typically choose a flash-based or controller-based configuration scheme, but the EPC1P18N remains in production for legacy board sustain and long-lifecycle industrial systems. Typical applications include legacy Altera Cyclone I boot memory, APEX 20K reference designs, ACEX 1K configuration storage, industrial control card bitstream retention, and 5 V-tolerant FPGA configuration rails. The dual-voltage support is the principal differentiator versus single-voltage competitors. When designing with the EPC1P18N ensure the target FPGA's configuration mode pins are set to select serial configuration from an EPC1-class device, and verify that the 1 Mbit capacity is sufficient for your compiled bitstream - oversize bitstreams require an EPC2 or larger.

見積もり お問い合わせ
EPC1PC8 - 1Mb OTP Config PROM for FPGAs, 8-PDIP | Intel
EPC1PC8

EPC1PC8 - 1Mb OTP Config PROM for FPGAs, 8-PDIP | Intel

The Intel (formerly Altera) EPC1PC8 is a 1-Mbit one-time-programmable (OTP) Configuration PROM designed to configure SRAM-based Altera FPGA devices such as the ACEX 1K, APEX 20K (including 20KE and 20KC), FLEX 10K (including 10KE and 10KA), and FLEX 6000/A devices. Housed in an 8-pin plastic DIP (PDIP) through-hole package, the EPC1PC8 supports the Altera proprietary configuration scheme used by these legacy FPGAs and operates from a single 5V supply. It is the smallest density point in Altera's original EPC1 Configuration PROM family. What is a Configuration PROM? A Configuration PROM is a non-volatile memory device that stores the bitstream used to program a volatile-memory FPGA (such as SRAM-based LUT devices) every time the system powers up. The PROM sits on the FPGA's dedicated configuration pins (DATA0, DCLK, nCONFIG, nSTATUS, CONF_DONE) and serially shifts the configuration data into the FPGA. Because SRAM-based FPGAs lose their configuration when power is removed, the Configuration PROM is mandatory for any standalone boot - it transforms an otherwise volatile FPGA into a self-contained, deterministic system. Hierarchy: PROM -> Non-volatile memory -> Memory IC -> Semiconductor. Key features of the EPC1PC8 include 1,048,576 bits (1Mb) of one-time programmable storage, a 5V-only supply (VCC = 5.0V typical, with 3.3V or 5V I/O tolerance depending on FPGA), a simple 4-pin serial configuration interface (DATA, DCLK, nCS, OE), and support for Altera's proprietary serial configuration scheme. The 8-pin PDIP package is the industry-standard through-hole footprint (300 mil body, 2.54 mm pitch) used by classic logic and memory devices, simplifying hand prototyping, breadboard evaluation, and legacy system maintenance. The EPC1PC8 is internally organized to match the bitstream width and CRC scheme expected by its target FPGAs. Configuration is initiated by the host system pulling nCONFIG high on the FPGA; the FPGA then drives nSTATUS high and asserts OE on the PROM, which serially clocks out the bitstream on DCLK/Data. Because the part is OTP, the bitstream is written once during device programming (using a MasterBlaster, ByteBlaster, or compatible Altera programmer) and is retained for the life of the system without battery backup. Typical applications include configuring legacy Altera FLEX 10K and APEX 20K evaluation boards, industrial control retrofits that must remain bit-compatible with installed FPGA-based assets, and educational platforms teaching the fundamentals of FPGA boot flows. It is also used as a low-cost configuration source for designs where in-system reprogrammability is not required. When designing with the EPC1PC8, observe the recommended decoupling (0.1 uF ceramic close to VCC and a bulk 10 uF tantalum or aluminum cap), keep the DCLK trace short, and protect the OE/nCS lines from noise during configuration. Because the device is OTP, designers should program verified bitstreams and store a backup of the original .pof file. This page synthesizes distributor availability, drop-in compatible alternatives (including larger-density EPC family members and same-footprint cousins), and practical design notes not found in the original datasheet.

見積もり お問い合わせ
EPC1PC8-NW - 1Mb OTP Configuration PROM 8-PDIP | Intel / Altera
EPC1PC8-NW

EPC1PC8-NW - 1Mb OTP Configuration PROM 8-PDIP | Intel / Altera

The Intel / Altera EPC1PC8-NW is a 1-Mbit one-time-programmable (OTP) serial configuration PROM designed to load configuration bitstreams into SRAM-based FPGAs such as the FLEX 10K, APEX 20K, Mercury, and Cyclone families. Housed in an 8-pin plastic DIP (PDIP) through-hole package with a 300-mil body, it stores up to 1,046,496 bits of configuration data and serially clocks the bitstream into the target FPGA on power-up via the DATA, DCLK, and nCONFIG interface. The -NW suffix indicates Pb-free (lead-free) matte-tin plating per JEDEC J-STD-020 MSL classification. A configuration PROM is a non-volatile serial memory that holds the FPGA's SRAM-based configuration image. Because SRAM LUT cells lose their configuration when power is removed, every FPGA power-up requires an external device to reload the bitstream. The EPC1 family reduces FPGA design complexity by integrating the configuration storage, address counter, oscillator (for older EPC1/EPC1441 devices), and tri-state DATA buffer in a single small package, eliminating the need for a separate boot ROM or microcontroller bootloader. Key features of the EPC1PC8-NW include a 3.3V or 5V core supply (VCC = 3.3 V to 5.0 V), a low-power CMOS process, an open-drain nSTATUS / CONF_DONE-compatible interface through the FPGA, automatic reset of the internal address counter when OE is driven low, and a JTAG-less simple serial interface (note: JTAG BST is supported only on the EPC2 family, not the EPC1). Programming is performed via the Altera ByteBlasterMV or BitBlaster download cable using the Quartus or MAX+PLUS II programmer flow. The architecture uses an on-chip ring oscillator (EPC1/EPC1441) or external clock (EPC2) to advance the internal address counter, sequentially presenting each bit on the DATA pin synchronous to DCLK from the FPGA. A low on OE resets the address counter and tri-states DATA, allowing multiple configuration sources to share a bus. The nCS pin enables the device output stage, supporting cascaded PROM chains for multi-device bitstream loading. Typical applications include boot configuration for Altera / Intel FPGAs in industrial controllers, telecom line cards, prototyping boards, and legacy MAX 7000 / FLEX 10K design refreshes. The wide VCC range and PDIP package also suit through-hole educational and breadboard designs where surface-mount configuration devices are impractical. When designing with the EPC1PC8-NW, place a 0.1 uF decoupling capacitor as close as possible to VCC (pin 8) and GND (pin 4), and verify the FPGA's MSEL pins select the appropriate configuration mode (AS or PS) for PROM interface compatibility. Designers migrating to newer Intel FPGA families should note that EPCS / EPCQ serial flash devices have largely replaced OTP PROMs in modern Cyclone IV / V / 10 designs. This page synthesizes drop-in alternatives (EPC1441PC8, EPC1LC20, EPC2LC20), pin-for-pin compatible parts, programming tool compatibility, and practical design notes not aggregated on a single distributor product page.

見積もり お問い合わせ
EPC1PC8/PI8 - 1Mb OTP Configuration PROM, 8-PDIP | Altera
EPC1PC8/PI8

EPC1PC8/PI8 - 1Mb OTP Configuration PROM, 8-PDIP | Altera

The Altera EPC1PC8/PI8 is a 1-Mbit one-time-programmable (OTP) configuration PROM in an 8-pin PDIP package designed to store configuration bitstreams for SRAM-based Altera FPGAs including ACEX 1K, APEX 20K/20KC/20KE, APEX II, Arria GX, Cyclone, and Cyclone II families. It operates from 3.0 V to 3.6 V (3.3 V mode) or 4.75 V to 5.25 V (5 V mode) and supports a maximum configuration clock of 8 MHz in serial mode, enabling fast FPGA configuration at power-up. An OTP configuration PROM is a non-volatile memory device used to load the configuration bitstream into an SRAM-based FPGA each time the system powers up or reinitializes. Because SRAM-based FPGAs lose their configuration when power is removed, an external PROM (or other boot source) is required to reload the LUT and routing data on every power cycle. OTP devices are programmed once during board manufacture and provide a low-cost, simple boot path for production systems that do not need in-field reprogramming of the boot image. Key features of the EPC1PC8/PI8 include 1 Mbit of configuration storage, a serial configuration interface, an OE-driven address counter reset, an nCS chip-select control, cascading support for multi-device configuration chains, and compatibility with the Altera (now Intel) Quartus programming flow via the JTAG-style programming algorithm. The serial output data stream is clocked out to the FPGA's DATA0/DCLK pins until the entire bitstream has been delivered and the FPGA enters user mode. The device uses a simple four-wire serial interface (nCS, OE, DCLK, DATA) so the PCB footprint stays minimal and the BOM cost low. The 8-PDIP through-hole package supports hand-soldering, breadboard prototyping, and legacy industrial backplanes that still require DIP-form factor configuration memory, while a pin-compatible 8-pin SOIC variant (EPC1SI8) is offered for surface-mount designs. Typical applications include Altera/Intel Cyclone FPGA boot storage, APEX 20K industrial control configuration, ACEX 1K legacy board retrofits, prototyping platforms, and any production system that needs a deterministic one-time boot image loaded from a small serial PROM. The EPC1 family remains a cost-effective choice for designs that do not require in-system reprogramming of the boot PROM. When designing with the EPC1PC8/PI8, ensure that the OE line is driven low by the FPGA's CONF_DONE / nSTATUS logic to start the address counter, and that the nCS line is held in the correct state during FPGA configuration. Verify the FPGA's configuration clock maximum (typically 33 MHz for newer Cyclone families) versus the EPC1's 8 MHz ceiling, and use an EPCS or EPCQ device for higher clock rates. The 8-PDIP package is recommended for through-hole boards and prototyping; use the EPC1SI8 SOIC variant for surface-mount production. This page synthesizes distributor pricing, drop-in Altera and Intel alternatives, and practical configuration-design notes not found in the original datasheet, giving engineers a single reference for EPC1PC8/PI8 sourcing and design-in decisions.

見積もり お問い合わせ
EPC1PC8CC - 1Mb FPGA Config PROM | Intel (Altera) | 8-Pin DIP
EPC1PC8CC

EPC1PC8CC - 1Mb FPGA Config PROM | Intel (Altera) | 8-Pin DIP

The Intel (formerly Altera) EPC1PC8CC is a 1-Mbit serial-configuration PROM designed to store configuration bitstreams for the ACEX 1K, APEX 20K, APEX II, ARRIA, Cyclone, Cyclone II, FLEX 10K, FLEX 6000, FLEX 8000, MAX 7000B/AE/S, MAX 9000, Mercury, Stratix, and Stratix II FPGA families. The device ships in an 8-pin PDIP plastic dual-in-line package (suffix PC8) and provides non-volatile, in-system serial configuration through a four-pin Altera serial configuration interface that includes nSTATUS, nCONFIG, DCLK, and DATA0 signals. A serial configuration PROM is a specialized non-volatile memory whose purpose is to boot an SRAM-based FPGA at power-up. Because SRAM FPGAs lose their configuration when power is removed, the PROM holds the bitstream image and serially clocks it into the FPGA's internal configuration RAM via the proprietary Altera Passive Serial (PS) mode. Within the power-management taxonomy, EPC1PC8CC sits at the boundary between Memory ICs and FPGA support components - a Configuration PROM is functionally a one-time-programmable (OTP) serial Flash memory that serves the FPGA boot function. Key features of the EPC1PC8CC include 1 Mb (1,048,576 bits) of configuration storage, a 17.6 Mb/s maximum DCLK configuration clock rate, automatic CRC error checking during bitstream transfer, an open-drain nSTATUS indicator pin, and a low-pin-count DIP-8 footprint that simplifies through-hole assembly for legacy and industrial designs. The device operates from a 3.3 V supply (VCC range 3.0 V to 3.6 V) and supports in-system programming via the JTAG chain when used with the Altera Quartus / Quartus Prime programmer. The internal array is organized as 1 Mb and uses EPROM technology, which is one-time-programmable but can be repeatedly read without wear. Altera's design allows the EPC1 to cascade with up to 16 additional EPC devices in a configuration chain via nCASC pin, although the PC8 package does not expose nCASC - only single-device configurations are supported in this footprint. Typical applications include FPGA configuration memory for industrial control boards, test and measurement instruments, prototyping platforms, communication line cards, and legacy Altera Cyclone/Stratix designs. The DIP-8 through-hole package makes the EPC1PC8CC particularly suitable for evaluation boards and breadboard-based prototypes where socketed, replaceable configuration memory is desired. The non-volatile, factory-programmed or JTAG-programmable nature of the configuration storage makes the EPC1PC8CC a one-time-programmable configuration source ideal for low-volume and production designs. When designing with this device, note that the EPC1PC8CC is one-time programmable; designers must verify the configuration image with Quartus programmer before committing the device. Designers should also account for an inrush current of up to 50 mA during configuration, and ensure that the upstream 3.3 V regulator can supply peak loads. The DIP-8 footprint cannot be cascaded - for multi-device configuration chains select the PLCC or TQFP variants of EPC1 or use EPC2. This page synthesizes XAIPART pricing tiers, drop-in EPC1 family alternatives that share the same DIP-8 footprint, and practical design notes not found in the original datasheet - a unique information gain that complements the manufacturer document and reduces design-in time for engineers maintaining legacy Altera-based boards.

見積もり お問い合わせ