集積回路

サブカテゴリ

📁 ADC/DAC 3,100+ 製品 📁 アンプIC 1,900+ 製品 📁 オーディオコーデック 18 製品 📁 オーディオIC 2 製品 📁 クロック＆タイミング 670+ 製品 📁 Comparator ICs 1 製品 📁 DSP 1,100+ 製品 📁 データ収集IC 2 製品 📁 デジタルポテンショメータ 4 製品 📁 ディスプレイドライバ＆コントローラ 1 製品 📁 FPGA & CPLD 7,300+ 製品 📁 インターフェースIC 3,400+ 製品 📁 LEDドライバ 1 製品 📁 ロジックIC 460+ 製品 📁 メモリIC 870+ 製品 📁 マイクロコントローラ 20,000+ 製品 📁 マイクロプロセッサ 4 製品 📁 モータドライバ 1 製品 📁 その他 1 製品 📁 Sensor and Detector Interfaces 1 製品 📁 専用IC 15 製品 📁 ビデオIC 14 製品

製品 (39,000+)

EPM7096QC100-10 - 96-Macrocell MAX 7000 CPLD, 10ns, PQFP-100 | Altera
EPM7096QC100-10

EPM7096QC100-10 - 96-Macrocell MAX 7000 CPLD, 10ns, PQFP-100 | Altera

The Altera EPM7096QC100-10 is a 96-macrocell high-performance CMOS CPLD from the MAX 7000 family, featuring 4 Logic Array Blocks, 76 user I/O pins, and a 10ns pin-to-pin propagation delay, housed in a 100-pin Plastic Quad Flat Pack (PQFP-100) package. It is an EEPROM-based programmable logic device built on Altera's second-generation MAX architecture, with 5.0V in-system programmability (ISP) available through the built-in IEEE Std. 1149.1 JTAG interface on MAX 7000S variants, and operates from a single 5V supply (4.75V–5.25V) over the commercial 0°C to 70°C range. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic IC that combines the instant-on characteristics of PAL/GAL architectures with higher macrocell density and deterministic timing. Within the broader taxonomy, the CPLD belongs to programmable logic devices, sits alongside FPGAs as the two main branches of digital programmable logic, and ultimately falls under the semiconductor and integrated circuit hierarchy. The MAX 7000 series was Altera's mainstream 5V CPLD family widely adopted for bus interface glue logic, address decoding, state-machine control, and peripheral bridging before 3.3V FPGAs became dominant. Key specifications include 96 macrocells, 4 Logic Array Blocks, 76 available I/O pins, 10ns tPD (pin-to-pin delay), 100 MHz maximum operating frequency, and 5V VCC. The device supports JTAG boundary-scan test per IEEE 1149.1 and is PCI-compliant in the -10 speed grade. The PQFP-100 (Plastic Quad Flat Pack, 20×14 mm, 0.65mm pitch) gives a robust through-hole-compatible footprint and is one of the most widely supported legacy CPLD packages on long-lifecycle industrial designs. Typical applications include ISA/PCI bus decoding, peripheral glue logic, address decoding, state-machine control, and reconfigurable I/O expansion in industrial control, telecom, and embedded systems. When designing with this part, note that the MAX 7000 (non-S) variant uses a parallel programming interface; for ISP via JTAG, verify the exact device suffix against the datasheet. The PQFP-100 footprint requires a fine-pitch PCB land pattern; ensure adequate thermal relief for the exposed die pad and follow JEDEC J-STD-020 MSL handling for any programming or rework steps.

見積もり お問い合わせ
EPM7096QC100-7 - MAX 7000 CPLD, 96 Macrocells, 7.5ns | Altera
EPM7096QC100-7

EPM7096QC100-7 - MAX 7000 CPLD, 96 Macrocells, 7.5ns | Altera

The Altera (Intel) EPM7096QC100-7 is a member of the classic MAX 7000 family of Complex Programmable Logic Devices (CPLDs) featuring 96 macrocells, 76 user I/Os, and a 7.5 ns pin-to-pin propagation delay, housed in a 100-pin Plastic Quad Flat Pack (PQFP-100) measuring 20x14 mm. It operates from a single 5 V supply and is built on EEPROM-based logic fabric that is in-system programmable through the Altera ByteBlaster or JTAG interfaces. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL-like macrocell blocks on a single chip with a central interconnect. It sits in the programmable-logic taxonomy below FPGAs in density and above discrete 22V10-style PALs in integration. The MAX 7000 family was historically the most widely deployed 5 V CPLD family and remains in long-life-cycle industrial and military programs because of its deterministic timing and 100% pin-to-pin compatibility across speed grades. The EPM7096QC100-7 delivers 7.5 ns tPD, 125 MHz fMAX, and 76 I/O pins suitable for bus interfacing, address decoding, and state-machine glue logic. It supports in-system programmability (ISP) via JTAG, has user I/O with 5 V tolerance, and offers programmable pull-up resistors, open-drain outputs, and JTAG boundary-scan support. The device provides four dedicated inputs and one global clear, plus pin-compatible migration paths to other speed grades. Architecturally, the MAX 7000 fabric combines Logic Array Blocks (LABs), each with 16 macrocells fed by a programmable AND/OR plane, with a Programmable Interconnect Array (PIA). The EEPROM cell technology ensures zero standby power and instant-on operation, removing the boot-PROM needed by SRAM-based FPGAs. Macrocells include a product-term expander and a programmable flip-flop for registered logic. Typical applications include legacy glue-logic replacement, 5 V system address decoding, bus interface bridges (e.g., ISA, PCI), industrial control boards, and military/avionics upgrades where the MAX 7000 has long been qualified. The EPM7096QC100-7 is also used as a configuration clock generator and power-sequencer in mixed-logic designs. When designing with this device, note that the 7.5 ns speed grade is the second-fastest in the family; a slower 10 ns variant (EPM7096QC100-10) is pin-compatible for cost-sensitive or less timing-critical paths. Always verify signal integrity and I/O bank compatibility when migrating from older MAX 7000 designs to MAX II or MAX V families, as those are 3.3 V core devices. This page synthesizes distributor pricing, lifecycle context, drop-in compatible speed grades, and practical glue-logic design notes that go beyond the raw MAX 7000 datasheet, helping engineers shorten sourcing time and avoid PCB rework.

見積もり お問い合わせ
EPM7096QI100-15 - MAX 7000 CPLD 96 Macro 76 I/O 15ns | Altera
EPM7096QI100-15

EPM7096QI100-15 - MAX 7000 CPLD 96 Macro 76 I/O 15ns | Altera

The Altera EPM7096QI100-15 is a high-performance, EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 7000 family, providing 96 macrocells, 76 user I/O pins, and a 15 ns pin-to-pin propagation delay in a 100-pin BQFP (Plastic Quad Flat Pack) surface-mount package. The device integrates 1,800 usable gates across 4 Logic Array Blocks (LABs) and operates from a single 4.5 V to 5.5 V supply with 5.0 V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines the architectural simplicity of PAL/GAL devices with much higher density. CPLDs sit in the broader taxonomy of programmable logic devices alongside FPGAs, but offer deterministic timing, instant-on operation, and single-chip non-volatile configuration - making them ideal for glue logic, bus interfacing, and state-machine control. The MAX 7000 series is Altera's (now Intel) classic second-generation EEPROM-based CPLD line, optimized for 5 V systems. Key features of the EPM7096QI100-15 include 96 macrocells organized into 4 LABs, 76 user I/O, a 15 ns maximum pin-to-pin delay (tPD), and a global clock network with multiple product-term clock options. Each macrocell provides a programmable register with configurable D, T, JK, or SR flip-flop operation, plus product-term or array-clock selection. The JTAG-compliant ISP interface allows field re-programming without removing the device from the board, a major advantage over one-time-programmable (OTP) competitors in legacy 5 V designs. The EPM7096QI100-15 uses a second-generation MAX architecture featuring a programmable AND/OR/lookup-array fabric with fast input-to-output combinational paths. The -15 speed grade targets applications where 15 ns tPD is sufficient, while the commercial operating range of 0C to +70C makes it suitable for indoor industrial and commercial equipment. SameFrame pin-out migration allows reuse of the same PCB layout for other MAX 7000 device densities and packages. Typical applications include bus decoding and address mapping in 5 V microcontroller systems, peripheral interfacing (UART, FIFO, memory controllers), state-machine control, and legacy glue-logic replacement for discrete 74-series TTL. The wide 5 V tolerance makes the EPM7096QI100-15 a direct drop-in for systems that already use 74LS/74HC logic. When designing with this device, ensure all I/O voltages match VCC (5 V) and provide a clean decoupling network of 0.1 uF and 10 uF capacitors near the supply pins. The JTAG chain must be correctly ordered if multiple devices share the same boundary-scan bus, and unused I/O should be configured as outputs driving ground to minimize power consumption. This page synthesizes distributor pricing, drop-in same-family alternatives, and practical design notes not consolidated on a single manufacturer or distributor page, giving engineers a one-stop reference for EPM7096QI100-15 selection and replacement decisions.

見積もり お問い合わせ
EPM7128AEFC100-5 - MAX 7000A CPLD, 128MC, 5ns, 100-FBGA | Altera
EPM7128AEFC100-5

EPM7128AEFC100-5 - MAX 7000A CPLD, 128MC, 5ns, 100-FBGA | Altera

The Altera (now Intel) EPM7128AEFC100-5 is a member of the MAX 7000A family of high-density, high-performance CMOS Complex Programmable Logic Devices (CPLDs), delivering 2,500 usable gates and 128 macrocells in a 100-ball FineLine BGA (FBGA) package with 84 user I/Os. It features a 5ns pin-to-pin propagation delay and a 192.3 MHz internal frequency, supporting 3.3V core operation. According to the manufacturer datasheet, this device is fabricated on a second-generation MAX architecture with EEPROM-based configuration memory, providing in-system programmability (ISP) via JTAG. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL/GAL-style macrocells with a central interconnect matrix. It sits in the programmable logic hierarchy above simple PLDs (SPLDs) and below FPGAs, offering deterministic timing, instant-on operation, and high-drive I/O. MAX 7000A devices specifically target glue logic, bus interfacing, and state-machine replacement where predictable propagation delay and non-volatile bitstream storage are critical. Key features include 100% interconnectivity between macrocells and I/O pins, programmable power management with macrocell-level enable bits, and JTAG boundary-scan support compliant with IEEE 1149.1. The 5ns speed grade places it among the fastest MAX 7000A devices, suitable for high-speed bus decoding and synchronous logic. Each macrocell contains a programmable register that can be configured as D, T, JK, or SR flip-flop with individually controllable clock, reset, and preset signals. The MAX 7000A architecture uses a Logic Array Block (LAB) structure of 16 macrocells per LAB, with a Programmable Interconnect Array (PIA) routing signals between LABs. The 100-FBGA package provides a compact 11x11 mm footprint suitable for space-constrained designs. Multiple speed grades (-5, -7, -10) allow designers to balance timing margin against cost across the same pin-compatible footprint. Typical applications include PCI bus interface glue logic, address decoding for microprocessor systems, high-speed state machines, and bus arbitration in telecommunications equipment. The wide operating voltage range also supports industrial 5V-tolerant I/O via dedicated 5V-tolerant pins. Compared to FPGA alternatives, the EPM7128AEFC100-5 offers instant-on behavior with no external configuration memory required, simplifying board design and reducing BOM cost. When designing with this device, ensure adequate power supply decoupling (typically 0.1uF and 10uF capacitors near each VCC pin) and follow Altera's JTAG programming guidelines for ISP. Designers should also consider the timing model carefully - propagation delay specifications assume specific output loading and operating conditions that must be replicated in the target system. This page synthesizes distributor pricing, drop-in same-brand alternatives, and design considerations not found in the manufacturer datasheet.

見積もり お問い合わせ
EPM7128AELC84-10N - MAX 7000A CPLD, 128 Macro, 10ns, 84-PLCC | Intel
EPM7128AELC84-10N

EPM7128AELC84-10N - MAX 7000A CPLD, 128 Macro, 10ns, 84-PLCC | Intel

The Intel (formerly Altera) EPM7128AELC84-10N is a high-density, in-system programmable CMOS Complex Programmable Logic Device (CPLD) from the MAX 7000A family, delivering 128 macro cells, 2,500 usable gates, and a 10 ns pin-to-pin propagation delay. Housed in an 84-pin Plastic Leaded Chip Carrier (PLCC, J-Lead) package, the part is specified across the commercial 0C to +70C operating range and operates from a 3.3 V core supply. A Complex Programmable Logic Device (CPLD) is a non-volatile, instantaneously-on programmable logic device that integrates multiple PAL/GAL-like logic blocks (called macro cells) on a single die with a programmable interconnect matrix. CPLDs sit in the programmable logic hierarchy above simple PLDs and below FPGAs: they offer deterministic timing, low standby power, and unlimited in-system reprogrammability via JTAG, making them ideal for glue logic, bus interfacing, and power-up state control. Key features include 68 user I/O pins, an enhanced in-system programmability (ISP) interface supporting JTAG-based IEEE 1149.1 boundary scan, built-in PCI-compliant output drivers, programmable security bits, and a multiVolt I/O interface that allows mixing of 2.5 V, 3.3 V, and 5 V signals on the same device. The 3.3 V operation reduces power consumption by approximately 50% compared to the original 5 V MAX 7000 family while retaining the same MAX architecture. The device is fabricated on a 0.30 µm CMOS EEPROM process, providing non-volatile storage of the configuration so that the part functions immediately at power-up with no external boot PROM. The 10 ns speed grade (suffix -10) supports internal flip-flop toggle rates up to 147.1 MHz (fCNT) and global clock frequencies suitable for state-machine and address-decoding applications in the 70-100 MHz range. Typical applications include peripheral bus interface bridging (e.g., ISA-to-PCI glue logic), address decoding and chip-select generation for microprocessors/DSPs, peripheral controllers in industrial automation, and legacy system refresh designs where deterministic timing is mandatory. The EPM7128AELC84-10N is pin-compatible with the MAX 7000 family, allowing SameFrame migrations. Designers should ensure that VCC rises monotonically during power-up and that the JTAG TCK line is terminated when unused. Pin 1 is reserved for device ground reference; consult the MAX 7000A datasheet family specification before laying out high-speed I/O. This page synthesizes distributor pricing, drop-in pin-compatible alternatives in the same 84-PLCC footprint, and design notes not found in the manufacturer datasheet - information gain beyond raw spec repetition.

見積もり お問い合わせ
EPM7128AET1100-7 - 128-Macrocell MAX 7000A CPLD | Intel
EPM7128AET1100-7

EPM7128AET1100-7 - 128-Macrocell MAX 7000A CPLD | Intel

The Intel (Altera) EPM7128AET1100-7 is a 128-macrocell, high-density, high-performance CMOS Complex Programmable Logic Device (CPLD) from the MAX 7000A family, housed in a 100-pin TQFP package and rated for industrial temperature operation. It delivers 5.0V core logic with in-system programmability via the IEEE Std. 1149.1 (JTAG) interface, and combines classic MAX-architecture fast propagation delay with non-volatile EEPROM configuration cells that retain logic after power-down. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that bridges the gap between discrete 74-series glue logic and larger FPGAs. It contains multiple PAL-like logic array blocks (LABs) interconnected by a programmable switch matrix (PIA), all backed by EEPROM or flash configuration memory. In the system hierarchy, the EPM7128AET1100-7 sits between simple gate-array PLDs (PAL/GAL) and SRAM-based FPGAs, and is commonly classified under programmable logic / logic ICs within the broader semiconductor taxonomy. Key features include 128 macrocells, 2,500 usable gates, 84 user I/O pins, and 5ns pin-to-pin logic delay (the -7 speed grade). The device supports 5.0V VCCIO with 3.3V or 5V I/O tolerance, integrates four dedicated inputs for global clock/clear, and provides per-macrocell programmable power reduction. JTAG-compliant in-system programming and boundary-scan test capability allow board-level programming without removing the device. Architecturally, the EPM7128AET1100-7 uses Altera's second-generation MAX 7000A EEPROM-based logic with a 100% CMOS process and a continuous, interconnect-rich PIA (Programmable Interconnect Array). Each macrocell contains a programmable AND/OR array with flip-flop, allowing both combinatorial and registered logic, while dedicated carry chains accelerate arithmetic functions. The non-volatile EEPROM cells enable instant-on behaviour at power-up. Typical applications include legacy industrial control boards, address decoding and bus interfacing for microprocessors, glue-logic replacement on 5V rails, peripheral controllers in telecom and test equipment, and 5V-tolerant I/O expansion for newer 3.3V ASICs/FPGAs. Designers choose this part when stable 5V operation and instant-on non-volatile configuration are required. When designing with the EPM7128AET1100-7, provide a clean 5.0V supply with a 0.1 uF decoupling capacitor within 5mm of each VCC pin. Use Quartus II (or MAX+PLUS II for legacy designs) for fitting and programming; JTAG chain ordering must follow the BSDL file pin order. Observe the 100-pin TQFP thermal envelope at sustained high toggle rates. This page synthesizes distributor pricing, parametric equivalents, and practical design notes for the EPM7128AET1100-7 not found in the standalone datasheet, including lead-time context and same-package drop-in alternatives for second-sourcing.

見積もり お問い合わせ
EPM7128AETC100-10 - MAX 7000A CPLD 128MC 10ns 100TQFP | Intel
EPM7128AETC100-10

EPM7128AETC100-10 - MAX 7000A CPLD 128MC 10ns 100TQFP | Intel

The Intel (formerly Altera) EPM7128AETC100-10 is a 3.3 V, high-performance, EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 7000A family, built on a second-generation Multiple Array MatriX (MAX) architecture. It provides 128 macrocells, 84 user I/Os, and a pin-to-pin logic delay of 10 ns, all housed in a 100-pin Thin Quad Flat Pack (TQFP) package with 2.5K usable gates. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines the instant-on characteristics of PAL/GAL architectures with the density of small FPGAs. Within the broader programmable logic hierarchy, CPLDs sit between simple SPLDs and FPGAs, offering deterministic timing, low power, and in-system programmability via EEPROM or flash cells. The MAX 7000A family targets glue-logic, bus-interface, and state-machine replacement roles where deterministic propagation delay and high drive strength matter more than raw logic density. Key features include 128 macrocells organized into 8 Logic Array Blocks (LABs), 100% factory-tested operation across commercial and industrial temperature ranges, an in-system programmable (ISP) EEPROM process for fast revision changes, and JTAG-compatible IEEE 1149.1 boundary-scan test support. The device operates from a 3.3 V core supply with 5.0 V-tolerant I/O, easing migration from legacy 5 V MAX 7000S designs. Pin-compatible footprint with the 5.0 V MAX 7000S family allows drop-in upgrades in many boards. Architecturally, each macrocell contains a programmable AND/OR array plus a flipflop, with a product-term allocator that distributes up to 32 product terms per macrocell. The EPM7128AETC100-10 achieves a typical internal register-to-register toggle frequency above 150 MHz and a maximum pin-to-pin delay (tPD) of 10 ns, making it suitable for high-speed address decoding and bus arbitration. Typical applications include high-speed address decoding, peripheral glue logic, bus-width adaptation (e.g., 8-bit to 16-bit multiplexing), state-machine implementation, and digital control in industrial, telecom, and embedded systems. It is widely used in legacy designs as a replacement for discrete TTL/CMOS gate arrays. A design tip: route global clocks to dedicated GCLK pins to minimize skew, and use the JTAG chain for both ISP and boundary-scan test. Pin compatibility with MAX 7000S devices such as the EPM7128SQC100 simplifies migration from 5 V to 3.3 V systems. This page synthesizes distributor pricing, drop-in same-family alternatives, and practical design notes not found in the manufacturer datasheet alone.

見積もり お問い合わせ
EPM7128AETC100-10N - MAX 7000AE 128-Macrocell CPLD | Intel | TQFP-100
EPM7128AETC100-10N

EPM7128AETC100-10N - MAX 7000AE 128-Macrocell CPLD | Intel | TQFP-100

The Intel (formerly Altera) EPM7128AETC100-10N is a high-performance 3.3V EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 7000AE family, providing 128 macrocells, 2500 usable gates, and 84 user I/Os in a 100-pin TQFP package. Built on a second-generation Multiple Array MatriX (MAX) architecture with enhanced internal interconnect, the device supports in-system programmability via IEEE Std. 1149.1 (JTAG) and delivers 10ns pin-to-pin logic delays, making it compatible with 33 MHz PCI Local Bus Specification Revision 2.2 timing in -10 speed grades. A CPLD is a non-volatile, instant-on programmable logic device that combines the deterministic timing of PAL/PLA architectures with the density of small FPGAs, sitting between discrete glue logic and full FPGAs in the system hierarchy. The MAX 7000AE series belongs to the broader programmable logic family, which scales from these 32-to-512-macrocell CPLDs up to modern high-density FPGAs; CPLDs are preferred when deterministic propagation delay, single-chip non-volatile boot, and simple JTAG-based ISP are required without the need for an external configuration memory. Key features include 128 macrocells with 16 logic array blocks, 84 user I/O pins, 3.3V core operation with 5.0V tolerant I/O, and an extended commercial temperature range. Each macrocell contains a programmable AND/OR array with a configurable register that can be bypassed for combinational logic or retained for sequential state machines. The device also includes four JTAG-compliant pins (TDI, TDO, TMS, TCK) supporting boundary-scan test and in-system programming. The MAX architecture implements a global interconnect fabric that routes signals between Logic Array Blocks (LABs) with predictable timing, eliminating the routing-delay variability seen in SRAM-based FPGAs. The non-volatile EEPROM cells retain the programmed logic across power cycles, providing instant-on behavior at sub-microsecond times, which is critical in industrial control and PCI bus glue applications where the host processor expects deterministic configuration before reset deassertion. Typical applications include PCI bus interface glue logic, glue logic for microprocessor and DSP systems, bus decoding and address mapping, state-machine controllers, and 5V-to-3.3V translation bridges. Industrial and telecom equipment designs frequently pair the EPM7128AE with host processors to implement custom peripherals, bus arbitration, and timing-sensitive I/O expansion. When designing with this device, note that the 'N' suffix denotes lead-free / Pb-free assembly. Designers migrating from older 5V MAX 7000S parts must verify input-threshold compatibility because the AE core operates at 3.3V while outputs are 5V tolerant only with external pull-up. Always consult the MAX 7000AE Programmable Logic Device Family Data Sheet for timing model details. This page synthesizes distributor pricing, parametric alternatives, and practical design notes not found in the manufacturer datasheet.

見積もり お問い合わせ
EPM7128AETC100-5N - 128-Macrocell MAX 7000A CPLD, 5ns | Intel / Altera
EPM7128AETC100-5N

EPM7128AETC100-5N - 128-Macrocell MAX 7000A CPLD, 5ns | Intel / Altera

The Intel (formerly Altera) EPM7128AETC100-5N is a high-density, high-performance 3.3V Complex Programmable Logic Device (CPLD) from the second-generation MAX 7000A family, delivering 128 macrocells, 84 user I/Os, and a 5 ns pin-to-pin logic delay in a 100-pin TQFP package. It provides up to 2,500 usable gates and operates with a core VCC of 3.3V and a VCCIO bank that can be set to 3.3V or 2.5V for mixed-voltage interfacing. What is a CPLD? A Complex Programmable Logic Device is a non-volatile, instantly-on programmable logic device that bridges the gap between small PAL/GAL devices and larger FPGAs. It sits in the programmable logic hierarchy between simple PLDs (PAL/GAL) and FPGAs, offering fast deterministic timing, instant-on behavior from on-chip EEPROM/Flash, and lower unit cost for glue-logic applications. The MAX 7000A architecture uses an Enhanced EEPROM process with the Altera second-generation MAX interconnect, providing predictable timing paths and 100% routability. Key features of the EPM7128AETC100-5N include a maximum operating frequency of approximately 192.3 MHz, four I/O banks supporting 5.0V tolerant inputs when VCCIO is at 3.3V, in-system programmability via JTAG (IEEE Std. 1149.1), and MultiVolt I/O for interfacing with 5.0V, 3.3V, and 2.5V logic. The 100-pin TQFP package offers a compact surface-mount footprint suited to industrial control and communications glue-logic designs. Architecturally, the device integrates 128 macrocells, each composed of a programmable AND/OR/expander array and a configurable flip-flop with independent programmable clock, enable, clear, and preset control. The I/O structure includes 3.3V PCI-compliant drivers when VCCIO is tied to 3.3V, and open-drain output options for bus interface applications. The JTAG boundary-scan test circuitry supports IEEE 1149.1 boundary-scan testing and in-system configuration. Typical applications of the EPM7128AETC100-5N span industrial glue logic, address decoding for microprocessors and DSPs, bus interfacing and voltage translation between 5V and 3.3V domains, peripheral control in embedded systems, and state-machine-driven control logic. Designers choose the EPM7128A when they need fast deterministic timing, instant-on non-volatile configuration, and 5V-tolerant I/O in a moderate-density package. A key design consideration is power sequencing: the Altera datasheet requires VCC to rise monotonically for the EPM7128A family to avoid spurious configuration events. Designers should also observe the 5.0V input tolerance window (VCCIO = 3.3V) and choose 3.3V or 2.5V output drive levels based on the downstream logic family. This page synthesizes distributor pricing, drop-in alternatives from the MAX 7000A family and cross-brand pin-compatible CPLDs, and practical design notes not assembled on the manufacturer datasheet.

見積もり お問い合わせ
EPM7128AETC100-7N - MAX 7000A CPLD, 128 MC, 7.5ns, 100-TQFP | Altera
EPM7128AETC100-7N

EPM7128AETC100-7N - MAX 7000A CPLD, 128 MC, 7.5ns, 100-TQFP | Altera

The Altera (Intel) EPM7128AETC100-7N is a high-density CMOS Complex Programmable Logic Device (CPLD) from the MAX 7000A family, featuring 128 macro cells, 2,500 usable gates, and 84 user I/Os in a 100-pin TQFP package. It operates from a 3.3 V core supply with a propagation delay of approximately 7.5 ns (tpd) and internal counter frequencies reaching 129.9 MHz, making it suitable for glue-logic, bus interfacing, and state-machine replacement in industrial, telecom, and embedded designs. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that sits hierarchically between simple PLDs (PAL/GAL) and FPGAs in the digital logic hierarchy. Unlike SRAM-based FPGAs that require a separate boot PROM, MAX 7000A CPLDs store their configuration in on-chip EEPROM, providing instant-on behavior at power-up and deterministic fixed propagation delays. The MAX 7000A family extends the classic MAX 7000 architecture with 3.3 V operation, in-system programmability via JTAG, and pin compatibility with 5.0 V MAX 7000S devices, enabling drop-in upgrades for legacy 5 V boards. Key features of the EPM7128AETC100-7N include 128 macro cells organized into four Logic Array Blocks (LABs), 84 bidirectional I/O pins with programmable pull-up resistors during in-system programming, IEEE 1149.1 JTAG boundary-scan support, and an extended commercial temperature range. The device supports I/O standards such as 3.3 V LVTTL/LVCMOS and is built on a 0.30 µm EEPROM process that has shipped in volume for over two decades, making it a workhorse for long-life-cycle programs. Architecturally, each macro cell combines a programmable AND/OR array with a configurable register that can operate as D, T, JK, or SR flip-flop. The interconnect is a continuous FastTrack switch matrix that delivers predictable 7.5 ns pin-to-pin delays regardless of routing complexity, simplifying static timing closure. Per-pin output enable and open-drain/3-state options are programmable through the Quartus development toolchain. Typical applications include bus decoding and address mapping for legacy microprocessors, peripheral glue logic between ASICs and microcontrollers, configurable peripheral replacement, industrial control state machines, and 5 V-to-3.3 V system bridging where pin-compatible MAX 7000S designs are migrated to lower-voltage operation. When designing with this part, note that the 'C' in the part number denotes commercial temperature range (0 C to +70 C) and the '-7' speed grade indicates the 7.5 ns tpd bin; for industrial temperature grade, choose the EPM7128AETI100-7N variant instead. This page consolidates distributor pricing, drop-in alternatives, and design notes beyond the manufacturer datasheet to help engineers evaluate the EPM7128AETC100-7N against modern CPLD options and end-of-life considerations.

見積もり お問い合わせ
EPM7128AETC144-10 - 128-Macrocell MAX 7000A CPLD, 10ns TQFP-144
EPM7128AETC144-10

EPM7128AETC144-10 - 128-Macrocell MAX 7000A CPLD, 10ns TQFP-144

The Altera (Intel) EPM7128AETC144-10 is a high-density, 3.3V MAX 7000A-series Complex Programmable Logic Device (CPLD) integrating 128 macrocells, 2,500 usable gates, and up to 36 user I/Os in a 144-pin TQFP (also referred to as LQFP-144) package. It delivers a 10 ns pin-to-pin logic delay and an internal counter frequency of up to 98 MHz, packaged in a 144-pin plastic thin quad flat pack. The C-suffix commercial temperature grade spans 0C to +70C. A CPLD (Complex Programmable Logic Device) is a non-volatile, instant-on programmable logic device that sits between discrete glue-logic ICs and larger FPGAs. The MAX 7000A family uses an EEPROM-based architecture: macrocells, a programmable interconnect array (PIA), and I/O control blocks. The hierarchy is: macrocell -> logic array block (LAB) -> CPLD -> programmable logic -> semiconductor. CPLDs are typically chosen when designers need deterministic timing, low standby power, and instant-on behavior without an external configuration memory. Key features of the EPM7128AETC144-10 include in-system programmability through IEEE Std. 1149.1 JTAG, an internal 3.3V regulator that accepts 2.5V/3.3V/5V I/O voltages, four dedicated inputs that double as global clock/clear/control signals, 36 user I/Os, and pin-compatible migration across the MAX 7000A density range. Each macrocell contains a programmable AND/OR array with a configurable register that can be set up as D, T, JK, or SR flip-flops. Typical applications include bus interface bridging, address decoding, state-machine control, peripheral glue logic, and I/O expansion in industrial controllers, telecom line cards, and legacy 5V/3.3V mixed-voltage systems. Its 100% non-volatile EEPROM cells allow instant-on operation suitable for boot-loaders and deterministic interrupt-driven control. When designing with this part, populate the JTAG chain with TCK/TMS/TDI/TDO, route OE1/OE2/GCLK1/GCLK2/GCLRn/CEO to global pins, and provide bulk decoupling of 100 uF plus 0.1 uF near each supply pin. Pin compatibility within the MAX 7000A family allows 64-, 128-, 192-, and 256-macrocell devices in the same 144-TQFP footprint. This page synthesizes distributor pricing, MAX 7000A drop-in alternatives, and practical design notes that go beyond the manufacturer datasheet.

見積もり お問い合わせ
EPM7128AETC144-10N - MAX 7000A CPLD, 128 Macros, 144-TQFP | Intel
EPM7128AETC144-10N

EPM7128AETC144-10N - MAX 7000A CPLD, 128 Macros, 144-TQFP | Intel

The Intel (formerly Altera) EPM7128AETC144-10N is a high-density, in-system programmable Complex Programmable Logic Device (CPLD) from the MAX 7000A family, delivering 128 macro cells and approximately 2,500 usable gates with a 10 ns pin-to-pin propagation delay in a 144-pin TQFP package. It operates from a 3.3 V core supply and is built on a CMOS EEPROM process that provides non-volatile, instant-on configuration with no external boot memory required. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines the instant-on behavior of PAL/GAL architectures with the density and macro-cell richness of small FPGAs. CPLDs sit in the programmable-logic hierarchy above simple PLDs and below FPGAs, and are commonly used for glue logic, bus decoding, address decoding, state-machine control, and power-sequencing tasks in digital systems. The MAX 7000A family uses a classic EE (Electrically Erasable) configuration memory, allowing the device to retain its programmed logic across power cycles without an external configuration PROM. Key features of the EPM7128AETC144-10N include up to 100 user I/O pins across 4 I/O banks, 128 macro cells, 250 MHz internal performance, JTAG-compliant IEEE 1149.1 boundary-scan support, multiVolt I/O supporting 2.5 V/3.3 V/5 V mixed-voltage interfacing, and a propagation delay of 4.5 ns through the logic array. The device includes a built-in 4-pin JTAG interface (TCK, TMS, TDI, TDO) for in-system programming and boundary-scan testing, eliminating the need for a stand-alone programmer. The 144-pin TQFP package offers a compact surface-mount footprint suitable for production PCB assembly. Typical applications include bus-interface bridging, peripheral controllers in embedded designs, address decoding for microprocessor and DSP systems, glue logic in industrial control, and state-machine implementation in telecommunications equipment. The part remains in production and is broadly second-sourced through the authorized distributor channel, making it a reliable choice for both legacy maintenance and new designs.

見積もり お問い合わせ
EPM7128AETC144-7 - 128-Macrocell 7.5ns MAX 7000A CPLD | Intel
EPM7128AETC144-7

EPM7128AETC144-7 - 128-Macrocell 7.5ns MAX 7000A CPLD | Intel

The Intel (formerly Altera) EPM7128AETC144-7 is a 128-macrocell, 2,500-gate CMOS Complex Programmable Logic Device (CPLD) from the MAX 7000A family, housed in a 144-pin TQFP (20x20 mm) package with 100 user I/Os. The "-7" speed grade denotes a maximum pin-to-pin logic delay (tPD) of 7.5 ns and a maximum operating frequency of roughly 129.9 MHz, suitable for glue-logic, bus-interface bridging, and state-machine control in cost-sensitive industrial and commercial designs. The "AET" device code indicates the 3.3 V core variant with in-system programmability via the IEEE 1149.1 JTAG interface and the legacy Altera ByteBlaster/USB-Blaster pin header. A CPLD (Complex Programmable Logic Device) is a non-volatile, EEPROM- or flash-backed programmable logic device that sits hierarchically below FPGAs in the programmable logic family tree: programmable logic device (PLD) -> CPLD -> MAX 7000A series -> 3.3 V EEPROM CPLD. Unlike SRAM-based FPGAs that require a configuration flash, a MAX 7000A CPLD is instantly ready at power-up with deterministic pin-to-pin timing, which is the principal reason it is still chosen for boot-time-critical glue logic, address decoding, and interrupt steering in microcontroller and processor-based systems. Key features include 128 macrocells distributed across 8 logic array blocks (LABs), 100 usable I/Os, a 3.0 V to 3.6 V single-supply range, JTAG-based IEEE 1149.1 boundary-scan test and ISP, open-drain or active-high configuration options, and a commercial operating temperature range of 0C to +70C. The device also supports the MAX 7000A family's MultiVolt I/O, allowing mixed-voltage interfacing to 5.0 V, 3.3 V, and 2.5 V logic rails on the same die. The EEPROM configuration cell guarantees zero-power standby retention and 100 (typical) / 10 (minimum) in-system programming endurance cycles per macrocell. Architecturally, the EPM7128AETC144-7 combines a programmable interconnect array (PIA) with eight LABs, each containing 16 macrocells. Each macrocell integrates a programmable AND/OR/registered-logic array with a product-term allocator, a programmable register (D/T/JK/SR), and an I/O control block. The PIA routes any LAB output or input pin to any other LAB, allowing the device to absorb wide combinatorial and registered logic without the routing congestion typical of small FPGAs. Because timing is fully deterministic and specified per macrocell, software tools such as Altera/Intel Quartus II and MAX+PLUS II can synthesize fixed-latency logic at compile time. Typical applications include 8/16/32-bit microcontroller and microprocessor glue logic, address decoding and chip-select generation, bus interfacing (e.g., 8-bit to 16-bit bus translation), state-machine controllers, power-sequencer logic, JTAG-controlled I/O expansion, and legacy industrial control boards that demand non-volatile, deterministic boot. Designers also use this part to replace multiple 74-series TTL/CMOS glue-logic ICs, saving board area, reducing BOM risk, and improving test coverage through built-in JTAG boundary scan. When designing with this part, ensure the JTAG chain (TCK/TMS/TDO/TDI) is correctly routed with series termination and that the ByteBlaster header respects the 3.3 V VCCIO used by the device. Quartus II / MAX+PLUS II software is required for synthesis; modern Quartus Prime versions have dropped MAX 7000A support in some releases, so legacy tool compatibility should be confirmed before committing to a long-lifecycle design.

見積もり お問い合わせ
EPM7128AETC144-7N - MAX 7000A CPLD, 128 Macros, 144-TQFP | Intel / Altera
EPM7128AETC144-7N

EPM7128AETC144-7N - MAX 7000A CPLD, 128 Macros, 144-TQFP | Intel / Altera

The Intel / Altera EPM7128AETC144-7N is a 128-macrocell, 2.5K-gate CMOS Complex Programmable Logic Device (CPLD) from the MAX 7000A family, housed in a 144-pin TQFP package with a 7.5 ns pin-to-pin delay and a 129.9 MHz maximum operating frequency. It operates from a 3.3 V core supply and is pin-compatible with the legacy 5.0 V MAX 7000S family, allowing direct drop-in upgrades of older 5 V designs without PCB rework. A CPLD (Complex Programmable Logic Device) is a non-volatile, flash- or EEPROM-based programmable logic device that sits in the broader hierarchy of programmable logic: CPLD → PLD → programmable logic → digital semiconductor. Unlike FPGAs, which use SRAM and require an external configuration flash, CPLDs boot instantly from on-chip non-volatile memory, making them ideal for glue-logic, bus-interface bridging, and power-sequencing tasks where deterministic startup latency (typically <1 ms) is mandatory. Key features of the EPM7128AETC144-7N include 128 macrocells, 36 user I/Os in the 144-pin TQFP package, In-System Programmability (ISP) via JTAG (IEEE 1149.1), an extended commercial temperature range, and built-in IEEE Std 1149.1 boundary-scan test support. The MAX 7000A architecture combines a programmable interconnect array with each macrocell containing a programmable AND/OR array, a register, and configurable I/O standards. Technically, the device delivers 4.5 ns logic-array-block propagation delay and supports multi-voltage I/O for interfacing with 2.5 V, 3.3 V, and 5.0 V devices. Its non-volatile EEPROM cells ensure the design is retained without external configuration memory, while the JTAG interface enables in-system reprogramming during prototyping or field updates. Typical applications include PCI bus interface glue-logic, address decoding for microprocessors and microcontrollers, power-supply sequencing and supervisory logic, industrial control and factory-automation glue logic, and legacy 5 V-to-3.3 V system migration. Designers often select this part to consolidate discrete 74-series logic into a single programmable device while preserving boot-time determinism. When designing with this device, observe the recommended decoupling scheme (0.1 µF + 10 µF per supply) and ensure the JTAG chain is terminated correctly. The 7.5 ns speed grade is suitable for designs clocked up to ~129.9 MHz; for higher-frequency logic, choose the -5 or -6 speed grade variants.

見積もり お問い合わせ
EPM7128AETI100-7 - MAX 7000A CPLD, 128 Macrocells, 100-TQFP | Altera
EPM7128AETI100-7

EPM7128AETI100-7 - MAX 7000A CPLD, 128 Macrocells, 100-TQFP | Altera

The Altera (now Intel) EPM7128AETI100-7 is a high-performance, 3.3 V EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 7000A family, packaged in a 100-pin Thin Quad Flat Pack (TQFP). It integrates 128 macrocells, 2,500 usable gates, 84 user I/Os, and offers 7.5 ns pin-to-pin logic delays with a maximum counter frequency of 129.9 MHz (some documents list 192.3 MHz for the -7 speed grade in pipelined modes). The device is built on Altera's second-generation Multiple Array Matrix (MAX) architecture, providing non-volatile, in-system programmable logic through on-chip EEPROM configuration memory. A CPLD (Complex Programmable Logic Device) is a non-volatile digital integrated circuit that combines the instant-on, deterministic timing of PAL/GAL architecture with higher logic density and I/O count. Within the broader taxonomy, CPLDs sit between simple SPLDs (PAL/GAL) and FPGAs: they offer faster, predictable timing than FPGAs at the cost of lower logic density, and they boot instantly without external configuration memory. The MAX 7000A family targets glue-logic, bus-interface, state-machine, and power-sequencing applications where deterministic propagation delay matters more than raw LUT count. Key differentiating features of the EPM7128AETI100-7 include the MultiVolt I/O interface, which allows the device core to operate at 3.3 V while I/O banks interface with 2.5 V, 3.3 V, or 5 V systems; four dedicated inputs for global clock/clear/preset; and a Joint Test Action Group (JTAG) IEEE 1149.1 boundary-scan test interface for board-level testability. The -7 speed grade delivers 7.5 ns tPD, while the -10 grade trades speed for lower cost, and the -7N suffix denotes lead-free / RoHS compliance. The industrial temperature range (-40 C to +85 C) makes this part suitable for industrial controls, telecommunications infrastructure, and white-goods electronics. The internal architecture uses a programmable interconnect array that routes signals between the Logic Array Blocks (LABs), each of which contains 16 macrocells with configurable product-term logic, flip-flops, and sharing expanders. This structure yields deterministic, deterministic propagation delay independent of routing complexity, a hallmark of CPLD timing closure. Typical applications include bus-interface bridging (e.g., 8-bit/16-bit microprocessor-to-peripheral glue logic), address decoding, state-machine controllers, LED display multiplexing, and power-supply sequencing in industrial, automotive aftermarket, and telecom systems. Designers choose the EPM7128AETI100-7 specifically when they need a 5 V-tolerant 3.3 V core device in a 100-pin TQFP footprint that fits legacy board layouts migrated from earlier MAX 7000S (5 V) devices. When designing with this device, ensure that I/O banks are powered from rails matching the MultiVolt specification of the external logic, and place 0.1 uF and 1 uF decoupling capacitors within 5 mm of each VCCIO/VCCINT pin pair. For JTAG programming, dedicate four general-purpose I/Os as TMS, TCK, TDI, and TDO if boundary-scan test access is required in production. This page synthesizes distributor pricing, drop-in same-family alternatives, and practical design notes not found in the manufacturer datasheet.

見積もり お問い合わせ
EPM7128AETI100-7N - MAX 7000A CPLD 128 Macro 84 I/O | Intel/Altera
EPM7128AETI100-7N

EPM7128AETI100-7N - MAX 7000A CPLD 128 Macro 84 I/O | Intel/Altera

The Intel/Altera EPM7128AETI100-7N is a MAX 7000A-family Complex Programmable Logic Device (CPLD) with 128 macrocells, 2,500 usable gates, and 84 user I/Os in a 100-pin TQFP package, operating at 3.3 V with a 129.9 MHz internal frequency. Built on a 5 nm-equivalent EEPROM process, it delivers non-volatile, in-system programmable logic with 7 ns pin-to-pin propagation delay. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device consisting of multiple PAL-like macrocell arrays interconnected by a programmable switch matrix. CPLDs sit in the programmable logic hierarchy below FPGAs and above discrete glue logic, providing deterministic timing, instant-on behavior, and high-drive I/O for bus interface, address decoding, and state-machine tasks. The MAX 7000A family specifically targets 3.3 V systems with pin-compatible 5.0 V migration paths from the legacy MAX 7000S line. Key features include 128 macrocells, 84 user I/Os, 7 ns maximum propagation delay (tPD), 129.9 MHz maximum operating frequency (fCNT), and JTAG-compliant IEEE Std 1149.1 in-system programmability. The device supports multi-volt I/O for interfacing to 5.0 V, 3.3 V, and 2.5 V logic, and operates across an industrial temperature range of -40C to +85C. The 100-pin TQFP (14x14 mm) footprint is industry standard for this density tier. Architecturally, the MAX 7000A CPLD uses Logic Array Blocks (LABs) of 16 macrocells each, an interconnect matrix with both row and column global signals, and per-pin output enable control. Each macrocell contains a programmable AND/OR array feeding a programmable register with configurable clear, preset, and clock modes. The result is deterministic, glitch-free I/O with predictable timing independent of logic utilization - a hallmark distinction from SRAM-based FPGAs. Typical applications include bus-interface glue logic (PCI/ISA bridging), address decoding for embedded microprocessors, state-machine controllers in industrial automation, I/O expansion and level translation in telecom infrastructure, and pin-compatible legacy upgrade paths from MAX 7000S designs. The industrial temperature grade suits factory-floor and outdoor telecom environments. Designers should leverage the JTAG (IEEE 1149.1) interface for in-system programming and boundary-scan test, while paying attention to the multi-volt I/O bank's VCCIO pin assignment when mixing 3.3 V and 5.0 V signals on the same device. This page synthesizes distributor availability, parametric cross-references, and design guidance not found in the manufacturer datasheet alone - giving engineers a single reference for sourcing, substitution, and application planning.

見積もり お問い合わせ
EPM7128AETI144-10N - MAX 7000A CPLD, 128 Macrocells, TQFP-144 | Altera
EPM7128AETI144-10N

EPM7128AETI144-10N - MAX 7000A CPLD, 128 Macrocells, TQFP-144 | Altera

The Altera (Intel Programmable Solutions Group) EPM7128AETI144-10N is a high-density EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 7000A family, delivering 128 macrocells, 2,500 usable gates, and a 10 ns pin-to-pin propagation delay in a 144-pin Thin Quad Flat Pack (TQFP-144) industrial-grade package. It features 100 user I/O pins, in-system programmability through the IEEE Std 1149.1 JTAG boundary-scan test interface, and operates from a single 3.0 V to 3.6 V supply with a nominal 3.3 V rail. A Complex Programmable Logic Device (CPLD) is a non-volatile, instant-on programmable logic device that sits in the hierarchy between simple PLDs and FPGAs. It typically consists of multiple PAL-like macrocell logic array blocks (LABs) interconnected by a global programmable interconnect matrix (PIA), with on-chip EEPROM or flash configuration memory. CPLDs are chosen when designers need deterministic timing, fast input-to-output propagation, and the ability to retain configuration without an external boot memory. The EPM7128AETI144-10N is built on a 0.35 µm CMOS EEPROM process and integrates four Logic Array Blocks (LABs) with 36 macrocells each, totaling 144 macrocells in the die. Each macrocell contains a programmable AND/OR array, a flip-flop, and dedicated product-term steering, which gives the device true single-chip, single-cycle operation with no external configuration PROM. The 10 ns tPD enables 125 MHz+ state-machine and interface-bridging clock rates, while the high-drive I/O cells support 5 V tolerant inputs on a 3.3 V VCCIO when configured for mixed-voltage systems. Typical applications include bus interface bridging (PCI, ISA, VME), peripheral glue logic in microcontroller/DSP systems, address decoding, state-machine controllers, and high-speed data-path multiplexing. The wide I/O count and JTAG ISP make it well suited for production-line programmable designs that need field upgrades without a programmer socket. When designing with this device, place the four global clock/clear pins on low-skew dedicated traces and follow Altera's TQFP-144 land-pattern recommendations. The EPM7128AETI144-10N is one member of the MAX 7000A family; selecting -7, -10, -12, or -15 speed grades trades off tPD against Icc. This page synthesizes distributor pricing, JTAG pinout references, drop-in alternatives, and practical design notes that go beyond the manufacturer datasheet.

見積もり お問い合わせ
EPM7128ATC100-10 - MAX 7000A CPLD, 128 Macrocells, 10ns TQFP-100 | Altera
EPM7128ATC100-10

EPM7128ATC100-10 - MAX 7000A CPLD, 128 Macrocells, 10ns TQFP-100 | Altera

The Altera (Intel) EPM7128ATC100-10 is a high-performance 3.3V EEPROM-based Complex Programmable Logic Device (CPLD) from the second-generation MAX 7000A family, built on the Multiple Array MatriX (MAX) architecture. The device delivers 128 macrocells across 4 Logic Array Blocks, supports 68 user I/O pins, and provides 4.5 ns pin-to-pin logic delays with internal counter frequencies up to 227.3 MHz, all in a 100-pin TQFP package. A Complex Programmable Logic Device (CPLD) is a non-volatile, flash- or EEPROM-backed programmable logic IC that combines the instant-on behavior of a PAL/GAL with the integration density of an FPGA. CPLDs sit between discrete glue logic and larger FPGAs in the programmable logic hierarchy, providing deterministic, fast propagation delays (typically under 10 ns) and high pin-to-pin timing predictability for bus-interface, address-decode, and state-machine tasks. The MAX 7000A family is one of Altera's most widely deployed 3.3V CPLD families. Per the manufacturer datasheet, the EPM7128ATC100-10 supports 3.3V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 JTAG interface, eliminating the need for a separate programmer. Its MultiVolt I/O interface lets the 3.3V core drive 5.0V, 3.3V, and 2.5V logic levels, allowing direct interfacing with legacy 5V peripherals, modern 3.3V ASICs, and lower-voltage LVCMOS devices on the same board. Architecturally, the device integrates 2.5K usable gates, 128 macrocells, a programmable interconnect array (PIA), and four LABs. Each macrocell contains a programmable AND/OR/registered-logic array plus a flip-flop, supporting combinatorial or registered outputs with configurable polarity. The 100-pin TQFP package (designator "TC100") is one of several package options offered across the MAX 7000A family. Typical applications include PCI bus interface glue logic, address decoding for microprocessors, state-machine and sequencer controllers, peripheral bus adapters, and legacy 5V-to-3.3V level shifting in industrial control, telecom, and embedded computing systems. When designing, ensure that ISP/JTAG signals (TCK, TMS, TDI, TDO) are routed cleanly and that unused I/O pins are configured as outputs or tri-stated to minimize in-rush current at power-up. This page synthesizes verified distributor pricing, drop-in alternative MPNs (same package, same macrocell count), application circuits, and practical design notes drawn from the manufacturer datasheet and reference designs.

見積もり お問い合わせ
EPM7128ATC100-7F - 128-Macrocell MAX 7000A CPLD, 7.5ns, 100-TQFP | Intel / Altera
EPM7128ATC100-7F

EPM7128ATC100-7F - 128-Macrocell MAX 7000A CPLD, 7.5ns, 100-TQFP | Intel / Altera

The Intel (formerly Altera) EPM7128ATC100-7F is a high-performance 3.3V EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 7000A family, offering 128 macrocells, 8 Logic Array Blocks (LABs), and 100 user I/O pins in a 100-pin TQFP package. It delivers a 7.5 ns pin-to-pin propagation delay and a maximum internal operating frequency of 116.3 MHz, targeting glue-logic, bus-interface, and state-machine applications that need non-volatile, in-system programmable logic. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic IC that sits between simple SPLDs/GALs and higher-density FPGAs in the programmable logic hierarchy: SPLD < CPLD < FPGA. MAX 7000A devices use second-generation Multiple Array MatriX (MAX) architecture with each LAB containing 16 macrocells, and provide instant-on (zero-power) EEPROM configuration cells, JTAG-based IEEE Std 1149.1 boundary-scan testing, and 3.3V in-system programmability (ISP) through the built-in JTAG interface. Compared with SRAM-based FPGAs, a CPLD boots in microseconds without an external boot PROM, making it ideal for deterministic power-on logic and bus arbitration. Key features of the EPM7128ATC100-7F include 2.5K usable gates, 128 macrocells, 100 user I/O pins, a 7.5 ns tPD with 116.3 MHz fMAX, 3.0V-3.6V core supply with 2.5V/3.3V multi-voltage I/O support, JTAG IEEE 1149.1 boundary-scan, in-system programmability through JTAG, and four user-defined I/O banks with MultiVolt I/O interfacing. The 100-TQFP (14x14 mm) package is suitable for industrial-temperature (-40C to +85C) designs. The architecture combines a programmable interconnect array with 16-macrocell LABs, an EEPROM configuration memory, and a JTAG controller; each macrocell contains a programmable AND/OR array, a flip-flop, and product-term allocation logic for combinational or registered logic synthesis. MultiVolt I/O pins tolerate mixed 1.8V/2.5V/3.3V/5V interfaces, allowing direct connection to legacy 5V devices through a simple series resistor or level translator. Typical applications include PCI/ISA bus interface glue logic, address decoding and chip-select generation, state-machine and sequencer controllers, power-sequencing logic, asynchronous interface bridging (UART, I2C, SPI), legacy 5V-to-3.3V bus translation, and industrial control glue logic. The deterministic 7.5 ns propagation delay is well suited to decode-driven control paths where timing margins must be guaranteed at first silicon. When designing with this device, plan for a 3.3V core supply (3.0V-3.6V) and a JTAG chain (TCK/TMS/TDI/TDO plus optional TRST) for ISP. Confirm Quartus MAX+PLUS II support for legacy MAX 7000A bitstreams before migrating from older MAX+PLUS toolchains, and reserve four pins for JTAG if boundary-scan is required in production test.

見積もり お問い合わせ
EPM7128ATC144-10 - 128-Macrocell MAX 7000A CPLD | Intel / Altera
EPM7128ATC144-10

EPM7128ATC144-10 - 128-Macrocell MAX 7000A CPLD | Intel / Altera

The Intel (formerly Altera) EPM7128ATC144-10 is a high-performance, 3.3 V EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 7000A family, delivering 128 macrocells, 4 Logic Array Blocks (LABs), and 68 user I/O pins in a 144-pin TQFP package. It achieves 10 ns pin-to-pin logic delays with counter frequencies up to 98 MHz, providing deterministic timing for glue-logic, bus-interface, and state-machine replacement tasks in industrial and legacy designs. A CPLD (Complex Programmable Logic Device) is a non-volatile, flash- or EEPROM-based programmable logic device that combines the instant-on, deterministic timing of PAL/GAL architecture with the density and flexibility of multiple logic blocks interconnected through a programmable switch matrix. Positioned in the programmable logic hierarchy, CPLDs sit between simple SPLDs (PALs/GALs) and high-density FPGAs; they are typically chosen over FPGAs when design size is modest but deterministic propagation delay, multi-voltage I/O compatibility, and in-system programmability (ISP) through the IEEE 1149.1 JTAG interface are required. Key features include 3.3 V core supply with MultiVolt I/O supporting 5.0 V, 3.3 V, and 2.5 V logic levels, in-system programmability via the built-in JTAG (IEEE Std 1149.1) Joint Test Action Group (JTAG) interface, and on-chip EEPROM configuration memory that eliminates the need for external boot PROMs. The device operates across the commercial 0C to 70C temperature range, is housed in a 144-pin Thin Quad Flat Pack (TQFP) measuring 20 x 20 mm, and offers four user I/O banks for mixed-voltage interfacing. Architecturally, the MAX 7000A uses a second-generation Multiple Array Matrix (MAX) architecture that combines fine-grained logic elements with a continuous interconnect backbone, providing predictable timing closure independent of design placement. Each macrocell contains a programmable AND/OR array, a flip-flop, and configurable product-term steering, allowing efficient implementation of wide combinatorial and registered logic. Typical applications include bus-interface bridging (e.g., PCI-to-ISA glue logic), address decoding and wait-state generation in legacy microprocessors, peripheral chip-select generation, LED and LCD scan controllers, and I/O expansion in 5 V/3.3 V mixed-voltage systems. It is also widely used as a pin-compatible replacement for aging discrete TTL/CMOS glue logic. When designing with this device, ensure that the JTAG chain (TCK, TMS, TDI, TDO) is properly terminated and that unused I/O pins are configured as outputs or tri-stated per datasheet recommendations to minimize supply noise. ByteBlaster or USB-Blaster download cables are supported for ISP through the JTAG pins. The 144-pin TQFP footprint is shared across the MAX 7000A family, simplifying migration to higher- or lower-density siblings such as EPM7064A or EPM7256A.

見積もり お問い合わせ
EPM7128ATI100-10 - 128-Macrocell 10ns 3.3V CPLD | Altera MAX 7000A
EPM7128ATI100-10

EPM7128ATI100-10 - 128-Macrocell 10ns 3.3V CPLD | Altera MAX 7000A

The Altera (Intel) EPM7128ATI100-10 is a high-performance 3.3V EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 7000A family, providing 128 macrocells, 4 Logic Array Blocks (LABs), and 68 user I/O pins in a 100-pin TQFP (14x14 mm) package. The device offers a pin-to-pin propagation delay of 10 ns and a maximum toggle frequency of approximately 87 MHz, making it suitable for high-speed glue-logic, bus-interface, and state-machine designs. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that combines multiple PAL/GAL-like macrocells with a central interconnect matrix, providing deterministic timing, instant-on operation, and high fan-in. Within the broader taxonomy, a CPLD sits between simple SPLDs (PALs/GALs) and FPGAs: it offers more logic capacity and I/O than an SPLD but lower logic density, lower power, and simpler timing closure than an FPGA. The MAX 7000A series belongs to the EEPROM-based CPLD class, which permits in-system programmability (ISP) via IEEE Std. 1149.1 JTAG and retains configuration without an external boot PROM. Key features of the EPM7128ATI100-10 include 2,500 usable gates, a 3.0V to 3.6V single-supply operation, an internal supply voltage of 3.3V, four dedicated inputs used as global clock/clear/Output-Enable controls, and an in-system programmable EEPROM configuration cell. The device supports MultiVolt I/O allowing interface to 2.5V, 3.3V, and 5.0V systems, and includes built-in JTAG boundary-scan test support. Industrial operating temperature grade (-40C to +85C) is indicated by the 'I' suffix in the part number. Architecturally, the MAX 7000A uses a second-generation Multiple Array Matrix (MAX) architecture with an enhanced interconnect scheme that reduces signal skew and improves timing predictability. Each LAB contains 16 macrocells sharing a common product-term array, and the programmable interconnect array (PIA) routes any LAB output to any other LAB input, giving designers full routing flexibility. The CMOS EEPROM process provides zero standby power for the configuration memory and supports 100 program/erase cycles. Typical applications include bus-interface bridging (e.g., 8-bit/16-bit microprocessor to peripheral glue logic), address decoding, state-machine controllers, synchronous/ asynchronous FIFO control, peripheral reconfiguration in telecom/networking line cards, industrial control logic, and as a low-cost pin-compatible replacement for legacy 5V MAX 7000 designs where 3.3V operation is acceptable. The 100-pin TQFP footprint is widely supported and offers generous I/O for bus and glue-logic applications. When designing with this part, observe the recommended decoupling scheme (one 0.1 uF plus one 10 uF bulk per supply pin) and route JTAG signals (TCK, TMS, TDI, TDO, TRST) with short, parallel traces to maintain signal integrity. Programming voltage is generated internally; no external 12V VPP is required. For new designs, verify the latest Altera/Intel Quartus support status before committing, as legacy MAX 7000A devices are supported primarily for in-system updates to existing products. This page synthesizes distributor pricing, a verified same-brand drop-in alternative matrix from the MAX 7000A family, and practical design notes not consolidated in the manufacturer datasheet.

見積もり お問い合わせ
EPM7128BTC100-10 - MAX 7000B CPLD, 128 Macrocells, 10ns | Intel
EPM7128BTC100-10

EPM7128BTC100-10 - MAX 7000B CPLD, 128 Macrocells, 10ns | Intel

The Intel EPM7128BTC100-10 is a high-density, non-volatile CPLD from the MAX 7000B family, featuring 128 macrocells, 2.5K usable gates, and 84 user I/Os housed in a 100-pin TQFP package. It operates from a core voltage of 2.5V with a 10ns pin-to-pin delay, providing in-system programmability (ISP) through the IEEE Std. 1149.1 JTAG interface and a dedicated 4-pin JTAG chain. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that sits between small glue-logic PALs/GALs and larger FPGAs in the programmable logic hierarchy. It uses a classic EEPROM/Flash-based architecture with continuous, deterministic routing that delivers predictable timing regardless of logic placement. Compared with SRAM-based FPGAs, CPLDs boot instantly without an external configuration flash and retain configuration through power cycles, making them ideal for bus-interface bridging, power-sequencing, and control-plane glue logic. The EPM7128BTC100-10 provides 128 macrocells grouped into 8 Logic Array Blocks (LABs) of 16 macrocells each, with each macrocell containing a programmable AND/OR array, a flip-flop, and product-term sharing for efficient state-machine implementation. The I/O structure is 3.3V-tolerant with 5V tolerant inputs (multiVolt interface), enabling direct interfacing with 3.3V, 2.5V, and 5V mixed-voltage systems. Programmable interconnect uses the FastTrack continuous routing matrix to deliver consistent 10ns tPD and 125 MHz fCNT performance. Typical applications include bus-interface bridging, peripheral I/O expansion, address decoding for microprocessors, state-machine control, and power-supply sequencing. The 100-pin TQFP footprint is widely used in legacy industrial and telecom designs that require deterministic timing without an external configuration PROM. When designing with this device, ensure that the JTAG chain is properly terminated with TCK pull-down and TMS pull-up resistors per IEEE 1149.1. For 5V input tolerance on the user I/O banks, keep VCCIO at 3.3V while VCCINT runs at 2.5V, and observe the maximum I/O current limit of 25 mA per pin when driving LED or relay loads. This page synthesizes distributor pricing, drop-in MAX 7000B family alternatives, and practical JTAG/ISP design notes not found in the manufacturer datasheet alone.

見積もり お問い合わせ
EPM7128BTC144-7 - 128-Macro MAX 7000B CPLD, 144-TQFP | Intel
EPM7128BTC144-7

EPM7128BTC144-7 - 128-Macro MAX 7000B CPLD, 144-TQFP | Intel

The Intel (formerly Altera) EPM7128BTC144-7 is a 128-macro-cell CMOS EEPROM-based CPLD from the MAX 7000B family, packaged in a 144-pin TQFP. It operates on a 2.5 V core supply and provides approximately 2,500 usable gates with pin-to-pin delays as fast as 7.5 ns and counter frequencies up to 126.6 MHz. The part combines high-density programmable logic with in-system programmability via the IEEE 1149.1 JTAG interface, supporting glue-logic, bus-interface, state-machine, and address-decoding roles in industrial and communications systems. A CPLD (Complex Programmable Logic Device) is a non-volatile, instantly-on programmable logic device positioned between discrete PAL/GAL devices and larger FPGAs. The MAX 7000B series is built on Altera's second-generation MAX architecture, which uses an enhanced connective array of fast, uniform interconnect channels routed to Logic Array Blocks (LABs) of 16 macro cells each. CPLDs retain their configuration in on-chip EEPROM, so they power up instantly without external boot memory - a key reason they remain popular for control-plane logic and deterministic timing paths. Key features of the EPM7128BTC144-7 include 128 macro cells, 100 user I/O pins (per the 144-pin TQFP package option), a pin-to-pin delay of 7.5 ns, an internal global clock network with up to 6 dedicated inputs, and per-macro-cell configurable clear, preset, clock-enable, and OE controls. The device supports IEEE 1149.1 boundary-scan test, multiVolt I/O interfacing (5.0 V, 3.3 V, 2.5 V mixed-voltage systems), and a JTAG-based ISP flow that lets the board be re-programmed without removing the part. The 144-TQFP footprint provides ample ground and power pins for noise-sensitive designs. The MAX 7000B architecture combines an EEPROM-backed configuration memory with a continuous FastTrack interconnect that links every LAB to every I/O pin through row and column channels. Each macro cell contains a programmable AND/OR/registered array plus an output cell with slew-rate, open-drain, and tri-state controls. This uniform fabric gives consistent timing across the device - making the EPM7128BTC144-7 well-suited to deterministic, latency-bounded applications such as bus arbitration, address decoding, and asynchronous interface bridging where FPGAs add unnecessary cost and boot complexity. Typical applications include bus-interface glue logic between microcontrollers and peripherals, address decoding in 8/16/32-bit embedded systems, state-machine controllers in industrial automation, peripheral expansion for legacy I/O ports, and pin-level logic translation between mixed-voltage buses. Designers frequently pair the part with microcontrollers such as the 8051, ARM7, or Cortex-M0 families to offload real-time decode and protocol-conversion tasks. When designing with this CPLD, place decoupling capacitors on every VCC/GND pair near the package and ensure JTAG TCK does not exceed 10 MHz for reliable ISP. The 144-TQFP package has moderate thermal dissipation; however, since the MAX 7000B core draws very low quiescent current, no heatsink is normally required. Pay close attention to the I/O bank VCCIO voltage to match the logic levels of the surrounding system. This page synthesizes distributor inventory, parametric comparisons, and practical design notes that go beyond the manufacturer datasheet - consolidating the engineering reference information a board designer needs to select, source, and implement the EPM7128BTC144-7 reliably.

見積もり お問い合わせ
EPM7128ELC84-10 - 128-Macrocell CPLD, 10ns, 5V, 84-PLCC | Intel
EPM7128ELC84-10

EPM7128ELC84-10 - 128-Macrocell CPLD, 10ns, 5V, 84-PLCC | Intel

The Intel EPM7128ELC84-10 is a 128-macrocell, 5V, in-system programmable Complex Programmable Logic Device (CPLD) from the MAX 7000 family, housed in an 84-pin Plastic Leaded Chip Carrier (PLCC) package. The device delivers 10ns pin-to-pin logic delay, 68 user I/Os, and is fabricated on an EEPROM-based CMOS process that provides non-volatile, instant-on configuration with zero standby power. A CPLD (Complex Programmable Logic Device) is a non-volatile programmable logic device that sits between discrete glue logic and FPGAs in the digital design hierarchy: it provides deterministic, single-clock-cycle propagation delays, instant-on behavior from on-chip EEPROM, and abundant wide-decoding capability, while being simpler and lower-cost than an FPGA. CPLDs are widely used as the "glue logic" tier of a digital system, bridging processors, memories, and peripherals. The MAX 7000 family is a classic EE CPLD architecture organized as Logic Array Blocks (LABs) with a programmable interconnect array (PIA). Key features of the EPM7128ELC84-10 include 128 macrocells (equivalent to roughly 2500 usable gates), 68 user I/O pins, 12 dedicated input pins, 5V core and I/O operation (the "E" suffix indicates the enhanced 5V family), and 10ns combinatorial propagation delay through the PIA. Per-pin I/O standards include TTL and CMOS, and the device supports in-system programmability (ISP) via the IEEE 1149.1 JTAG interface, plus a 3.3V or 5V programming voltage selection on dedicated pins. Technically, the MAX 7000 architecture provides predictable timing and high pin-to-pin performance, making it ideal for address decoding, bus interfacing, state-machine control, and asynchronous logic consolidation. Its non-volatile EEPROM cells eliminate the boot PROM required by SRAM FPGAs and remove the need to reload configuration at power-up, a feature that materially simplifies board design. Typical applications include system-level address decoding for memory and peripherals in 8/16/32-bit microcontroller and microprocessor designs, bus-interface bridging (e.g., 8-bit to 16-bit width translation), state-machine-based I/O control, and legacy industrial glue-logic replacement. The wide 5V tolerance makes it particularly suited to retrofits of legacy 5V systems. When designing with this part, note that 5V-tolerant I/Os are increasingly rare in newer CPLD/FPGA families; confirm that downstream devices accept 5V inputs before mixing. Also note the 84-pin PLCC is a through-hole-style J-lead socket-compatible package - verify that your board design accommodates a socket or PLCC footprint. The "10" suffix denotes the commercial speed grade (10ns tPD); a "-15" or "-7" grade variant exists if different timing is required. This page synthesizes distributor stock and pricing, drop-in same-package alternatives, and practical design notes not found in the bare datasheet, helping engineers make a confident, source-cited sourcing decision.

見積もり お問い合わせ