集積回路

IRS20954SPBF

IRS20954SPBF - Class D Audio Driver, 2-Ch, 16-SOIC | Infineon

The Infineon IRS20954SPBF is a 2-channel protected digital audio driver designed for Class D audio amplifier applications, housed in a 16-pin SOIC package with surface-mount mounting. The device combines high-voltage gate-drive capability with integrated analog protection features, targeting single-ended or bridge-tied-load (BTL) Class D output stages in consumer and prosumer audio equipment. The PBF suffix indicates lead-free (Pb-free) terminal finish per RoHS requirements. A Class D audio driver is a specialized gate-driver / controller that translates low-level PWM or analog audio inputs into the high-current, high-voltage switching signals required by the output MOSFETs in a Class D amplifier. The IRS20954 belongs to the audio-special-purpose IC family, sitting hierarchically between a DSP/modulator front-end and a discrete power-MOSFET output stage, and is itself a member of the broader switch-mode power semiconductor driver category. Key features include a floating PWM input that enables easy half-bridge implementation, integrated programmable bi-directional over-current protection with a self-reset function, programmable compensated preset dead-time for improved THD performance, and high noise immunity. The 2-channel architecture supports stereo BTL or single-ended mono output configurations, and the integrated protection block reduces external component count compared to discrete gate-driver + comparator solutions. The IRS20954 uses a high-side/low-side gate-driver topology with internal level shifting, allowing direct interface to a PWM modulator or analog front-end. The bidirectional OC protection monitors load current through the low-side FET R_DS(on) without an external shunt resistor, simplifying layout and reducing conduction loss. Preset dead-time is trimmed at the factory to optimize shoot-through immunity versus THD at the switching node. Typical applications include home theater receivers, powered subwoofers, multimedia speakers, automotive head-unit amplifiers, and pro-sound active loudspeakers. The 16-SOIC footprint is footprint-compatible with the related IRS20955 and IRS20957 family members, allowing PCB reuse across product variants. When designing with this part, observe the absolute maximum ratings on VCC and bootstrap voltages, and follow the application note for output-stage MOSFET selection to ensure OC trip thresholds remain within the safe operating area under all load conditions.

見積もりお問い合わせ

IRS20954STRPBF

IRS20954STRPBF - 2-Channel Protected Audio Driver | Infineon

The Infineon Technologies IRS20954STRPBF is a 2-channel protected digital audio line driver in a 16-pin SOIC package. It accepts floating PWM inputs for straightforward half-bridge implementation and incorporates programmable, bidirectional over-current protection with a self-reset function. The device also provides programmable compensated preset dead time to improve total harmonic distortion, making it suited to class-D audio output stages and other protected PWM power-stage drivers. A digital audio driver is an interface and protection IC positioned between a PWM controller or digital signal processor and a power-converter stage. Within the signal chain, this category combines logic-level command processing with protection and gate-drive support. The resulting device belongs to the broader power-management IC hierarchy while providing the timing and fault-handling functions needed to operate external half-bridge power switches safely. The principal verified features include two-channel operation, floating PWM inputs, programmable bidirectional over-current protection, automatic self-reset after a protected fault, and compensated preset dead time. Compensation of the preset dead time can reduce distortion introduced when the bridge switches between its output states. The self-reset behavior also allows the driver to recover without requiring an external system reset after the protected condition has cleared. Because the IRS20954STRPBF is a driver rather than the audio output power stage itself, its operation depends on appropriately rated external switching devices. Its protected digital-drive architecture supports the implementation of half-bridge arrangements commonly used in audio amplification. Detailed electrical limits, propagation delays, drive-current capability, thermal ratings, and recommended external components must be confirmed in the manufacturer datasheet before layout or production use. Typical uses include digitally controlled class-D audio amplifiers, speaker-drive power stages, compact consumer-audio systems, and industrial amplification equipment where fault recovery and controlled switching transitions are important. The floating PWM input arrangement can simplify use with systems that drive each channel using complementary or single-ended PWM information. The appropriate external MOSFETs and passive network remain application-specific. The primary design consideration is MOSFET selection. The external devices must satisfy the application voltage, current, switching-loss, and thermal requirements, while their gate characteristics must remain compatible with the driver. PCB layout should minimize gate-loop inductance and keep switching-node copper compact. Protection settings, dead-time programming, and fault-response behavior must also be checked against the intended speaker impedance and amplifier architecture. This page consolidates verified distributor availability, exact catalog identifiers, the documented feature set, and engineering-focused application guidance. It distinguishes confirmed data from parameters that still require the official datasheet, providing a useful starting point for sourcing and design review without assigning unsupported electrical values.

見積もりお問い合わせ

IRS20955STRPBF

IRS20955STRPBF - 2-Channel Audio Line Driver | Infineon

Infineon Technologies IRS20955STRPBF is a two-channel audio line driver and peripheral driver IC designed for Class D audio power-amplifier applications. The device supports a supply voltage described as 12 V in the verified technical listing, operates from -40 C to +125 C, and is packaged in a 16-pin SOIC-16 package using the MS-012AC outline. Its verified feature set includes a floating PWM input for straightforward half-bridge implementation, programmable bidirectional over-current protection with self-reset, and programmable preset behavior. The IRS20955 family is identified as a 120 W x 2-channel Class D audio power-amplifier driver, while an alternative manufacturer listing describes the IRS20955STRPBF as a 100 V, 1.2 A, two-output high-side/low-side half-bridge driver. The device is therefore positioned between low-power control logic and the output stage of a robust audio amplifier. Its 16-pin surface-mount construction supports compact audio products while retaining the thermal and assembly characteristics expected of an SOIC package. Infineon’s IRS20955 family also appears in the verified cross-reference data as closely related to IRS20953, IRS20956, and IRS20957, with application-dependent distinctions. Because exact pin-level compatibility, electrical limits, pricing, and some package details were not supplied for every candidate or parameter in the retrieved data, those items are marked for engineering verification rather than inferred. This page combines verified distributor descriptions, datasheet references, and practical design guidance for engineers evaluating IRS20955STRPBF in audio amplifier designs.

見積もりお問い合わせ

IRS20965STRPBF

IRS20965STRPBF - 500W Mono Class D Driver | Infineon

The Infineon Technologies IRS20965STRPBF is a high-voltage, high-speed MOSFET driver for mono Class D audio amplifier applications, rated by the manufacturer for operation up to 500 W output power in a 16-pin SOIC package. The device provides high-side and low-side floating PWM inputs, programmable bidirectional over-current detection with self-reset, an over-current sensing output, and shoot-through prevention logic. Its operating supply range is listed as 10 V to 15 V, and its high-voltage and high-speed architecture positions it for demanding audio power-stage designs. A Class D audio driver is a gate-drive controller used between a PWM command signal and the power MOSFETs of an audio output stage. The IRS20965STRPBF belongs to the MOSFET-driver hierarchy, where a MOSFET driver controls power transistors rather than directly delivering audio output to a speaker. By supporting independently floating high-side and low-side PWM inputs, the driver can operate the two output transistors from a single low-voltage control domain while the power stage switches a substantially higher bus voltage. The verified manufacturer features include bidirectional over-current protection, self-reset behavior, a dedicated over-current sensing output, and shoot-through prevention. These functions are particularly relevant to speaker systems in which abnormal DC, load mismatch, or transistor faults can increase power-device stress. Bidirectional current sensing also allows detection conditions to be evaluated in both switching directions, while the self-reset function can return the protection circuit toward its normal operating state after the monitored fault condition is removed. The device is a 16-pin SOIC and supports high-side and low-side floating PWM inputs. This integration allows a compact Class D amplifier controller to be placed near the output MOSFETs while separating the high-voltage switching environment from the low-voltage command circuitry. Independent floating inputs can also support timing adjustments, but board-level propagation delays and mismatched gate-drive paths should be reviewed before a design is released for production. Typical uses include mono Class D speaker amplifiers, high-power consumer-audio systems, professional audio output stages, and industrial audio systems operating from a high-voltage bus. The 10 V to 15 V supply range and 500 W capability make the part most relevant where a compact controller is preferred over discrete high-voltage gate-drive circuitry. Infineon presents it as an audio-amplifier driver rather than a complete power amplifier, so external output MOSFETs, passive protection networks, gate resistors, and a suitable output filter remain required. For robust implementation, use low-inductance gate-drive layouts, keep the high-voltage switching loop compact, and place current-sense and protection components where their sensing relationships are clear. The verified sources do not provide the complete pin mapping, timing limits, thermal ratings, or detailed application-circuit values, so those items must be confirmed in the manufacturer datasheet before layout release. This page distinguishes documented facts from parameters that still require datasheet verification while adding practical selection and implementation guidance.

見積もりお問い合わせ

IRS2461SXUMA1

IRS2461SXUMA1 - 1-Channel Class-D Audio Amp | Infineon

The Infineon Technologies IRS2461SXUMA1 is a discrete 1-channel Class-D audio amplifier IC with an analog audio input and a 20-lead SOIC package. The verified manufacturer listing identifies the IRS2461S family as a discrete Class-D audio amplifier, while the distributor results classify IRS2461SXUMA1 as an audio amplifier IC. Its defined role is to drive a single speaker channel from an analog source, making it relevant to compact consumer audio, portable speakers, soundbars, and other single-channel amplification systems. A Class-D audio amplifier is a switching power amplifier that uses transistor switching stages to deliver audio energy to a speaker. Compared with a linear audio amplifier, the Class-D category is associated with high conversion efficiency, but the verified data supplied for IRS2461SXUMA1 does not state output power, efficiency, switching frequency, THD+N, load impedance, or thermal limits. Those parameters must therefore be confirmed in the manufacturer datasheet before sizing a speaker, selecting a heatsink, or setting gain. The verified package information is specific: Infineon lists the IRS2461S family in a 20-lead SOIC package. The 20-lead package is suitable for conventional surface-mount PCB assembly, while the exact exposed-pad arrangement and pin functions are not present in the supplied data. The LCSC result reports availability from $2.4487, and Heisener reports a reference unit price of $3.4419 with 7,536 pieces in stock; these commercial figures are retained as separate source observations and are not treated as a universal price quote. Typical design use places the analog audio input at the amplifier, with speaker-drive connections and bypass or support networks selected according to the manufacturer reference design. The exact input sensitivity, gain settings, filter values, supply limits, and pin mapping are unavailable in the provided sources. Engineers should use the official Infineon IRS2461S documentation and validate acoustic output, distortion, thermal behavior, and EMI performance in the final enclosure. This page emphasizes verified sourcing information and clearly identifies missing technical fields rather than estimating them. It combines the manufacturer product classification, distributor observations, package information, application context, and engineering caveats for engineers evaluating an audio amplifier IC.

見積もりお問い合わせ

IS43QR16512B-062AABL

IS43QR16512B-062AABL - 8Gb DDR4 SDRAM 512Mx16 | ISSI

The IS43QR16512B-062AABL is an 8Gb DDR4 SDRAM organized as 512Mx16, operating from a 1.2V supply. It supports data transfer rates up to 3200 MT/s with a CAS latency of 22-22-22, and is housed in a 96-ball TWBGA package (7.5mm x 13.5mm). This memory IC is designed for high-performance computing, networking, and industrial applications requiring high bandwidth and low power consumption. DDR4 SDRAM (Double Data Rate 4 Synchronous Dynamic Random-Access Memory) is a type of volatile memory that transfers data on both edges of the clock signal, doubling the data rate compared to DDR3. It uses an 8n prefetch architecture, enabling high-speed data transfer while maintaining lower power consumption through a reduced supply voltage of 1.2V. DDR4 is the industry standard for main memory in servers, desktops, and embedded systems, offering improved speed, density, and reliability over previous generations. Key features include a 1.2V power supply, 3200 MT/s data rate, 19ns tRCD (RAS-to-CAS delay), and a 96-ball TWBGA package. The device supports on-die termination (ODT), programmable read/write latencies, and auto-refresh and self-refresh modes. It is RoHS compliant and operates over a temperature range of 0°C to +95°C (case temperature). The IS43QR16512B uses a high-speed CMOS process and an 8n prefetch architecture, which allows two data words to be transferred per clock cycle at the I/O pins. This design achieves high bandwidth while minimizing power consumption. The device includes a mode register for programming various operating modes, including burst length, CAS latency, and test modes. It also supports error correction code (ECC) for enhanced data integrity in critical applications. Typical applications include high-performance servers, networking equipment (routers, switches), data centers, and industrial computing systems. The high density and speed make it suitable for memory-intensive tasks such as virtualization, real-time analytics, and high-frequency trading. Its low power consumption is beneficial for power-constrained embedded systems. When designing with this DDR4 SDRAM, ensure proper signal integrity by maintaining controlled impedance traces and using appropriate termination. The device requires a stable 1.2V supply and a separate VTT termination voltage. Follow the manufacturer's layout guidelines for the 96-ball TWBGA package to minimize crosstalk and ensure reliable operation at 3200 MT/s.

見積もりお問い合わせ

IS43TR16256A-125KBL

IS43TR16256A-125KBL - 4Gb DDR3 SDRAM 256Mx16 | ISSI

The IS43TR16256A-125KBL is a 4Gbit DDR3 SDRAM organized as 256M x 16, manufactured by Integrated Silicon Solution Inc (ISSI). It operates at a standard voltage of 1.5V (VDD and VDDQ) with a data rate of 1600MT/s (800 MHz clock), and is available in a 96-ball TWBGA (9x13mm) package. This memory IC is designed for high-speed data transfer in computing, networking, and industrial applications. DDR3 SDRAM (Double Data Rate Type 3 Synchronous Dynamic Random-Access Memory) is a type of volatile memory that transfers data on both edges of the clock signal, effectively doubling the data rate compared to DDR2. It is a key component in systems requiring high bandwidth and low latency, such as servers, routers, and embedded processors. DDR3 operates at lower voltages (1.5V or 1.35V for DDR3L) than previous generations, reducing power consumption. Key features include a 4Gbit density, 16-bit I/O width, 800 MHz clock frequency, and a CAS latency of 11 (CL=11) at 1600MT/s. The device supports on-die termination (ODT), programmable CAS latency, and burst lengths of 8 and 4 (with burst chop). It also features auto refresh and self refresh modes for power saving. The 96-ball TWBGA package provides a compact footprint suitable for space-constrained designs. The IS43TR16256A-125KBL uses a high-performance CMOS process and includes a DLL (Delay-Locked Loop) for precise timing alignment. It supports a burst length of 8 with a burst chop of 4, and features programmable read and write latencies. The device also includes a temperature-compensated self-refresh (TCSR) mode to reduce power consumption at high temperatures. Typical applications include main memory for embedded systems, networking equipment (routers, switches), industrial PCs, and high-performance computing modules. Its 1.5V operation and 1600MT/s speed make it suitable for a wide range of DDR3-based designs. When designing with this device, ensure proper decoupling capacitors near the VDD and VDDQ pins, and follow the PCB layout guidelines for DDR3 routing to maintain signal integrity. The device requires a 1.5V supply and a separate VDDQ supply, both with tight tolerance (±0.075V).

USD $19.09 お問い合わせ

IS43TR16256A-15HBL-TR

IS43TR16256A-15HBL-TR - 4Gb DDR3 SDRAM 667MHz | ISSI

The IS43TR16256A-15HBL-TR is a 4Gbit DDR3 SDRAM organized as 256M x 16, operating at a clock frequency of 667 MHz (data rate 1333 Mbps) with a CAS latency of 20 ns. It is housed in a 96-ball TWBGA (9x13 mm) package and operates from a 1.5V power supply. This memory IC is designed for high-bandwidth applications requiring reliable, high-speed data storage and retrieval. DDR3 SDRAM (Double Data Rate Type 3 Synchronous Dynamic Random-Access Memory) is a type of synchronous dynamic random-access memory with a high bandwidth interface, double the data rate of DDR2. It achieves higher transfer rates by transferring data on both edges of the clock signal, effectively doubling the data rate without increasing the clock frequency. DDR3 is part of the SDRAM family, which includes DDR, DDR2, DDR4, and DDR5, and is widely used in computing, networking, and embedded systems. Key features include a 4Gbit density, 16-bit I/O organization, 667 MHz clock speed, and a 20 ns CAS latency. The device supports programmable CAS latency, burst lengths of 8 and 4 (with burst chop), and on-die termination (ODT) for improved signal integrity. It also features auto-refresh and self-refresh modes for power saving, and a temperature-compensated self-refresh (TCSR) option. The IS43TR16256A-15HBL-TR utilizes a high-performance CMOS process and a bank architecture with 8 internal banks, enabling efficient interleaving and high throughput. The device includes DLL (Delay-Locked Loop) for precise timing alignment and supports write leveling and read leveling for system timing calibration. Its low power consumption and high speed make it suitable for a wide range of applications. Typical applications include networking equipment (routers, switches), industrial computing, embedded systems, and consumer electronics such as set-top boxes and smart TVs. The 1.5V operation and 96-ball TWBGA package allow for compact PCB designs with good thermal performance. When designing with this device, ensure proper decoupling capacitors near the power pins and follow the layout guidelines in the datasheet to minimize signal integrity issues. The device requires a stable 1.5V supply and a reference voltage (VREF) for the I/O.

USD $10.34 お問い合わせ

IS43TR16256AL-107MBL

IS43TR16256AL-107MBL - 4Gb DDR3L SDRAM 256Mx16 | ISSI

The IS43TR16256AL-107MBL is a 4Gb DDR3L SDRAM organized as 256Mx16, operating at 1.35V with a data rate of 1866MT/s. It is housed in a 96-ball TWBGA (9x13mm) package, offering high density and low power consumption for a wide range of computing and embedded applications. DDR3L (Low Voltage DDR3) is a type of synchronous dynamic random-access memory that operates at 1.35V, reducing power consumption by about 15% compared to standard 1.5V DDR3. It is part of the DDR3 SDRAM family, which uses double data rate architecture to transfer data on both edges of the clock, achieving high bandwidth. DDR3L is commonly used in mobile devices, networking equipment, and industrial computing where power efficiency is critical. Key features include a parallel interface with 933 MHz clock speed, 20 ns access time, and support for 1866MT/s data rate. The device supports various burst lengths (8 and 4 with burst chop), on-die termination (ODT), and programmable CAS latency. It operates over a temperature range of 0°C to +95°C (case) and is RoHS compliant. The IS43TR16256AL-107MBL utilizes advanced DRAM process technology, providing high reliability and performance. It features auto-refresh and self-refresh modes, which are essential for low-power standby operation. The 96-ball TWBGA package ensures excellent thermal and electrical performance, making it suitable for space-constrained designs. Typical applications include networking routers and switches, enterprise storage systems, industrial PCs, and embedded computing platforms. Its low voltage and high density make it ideal for memory-intensive applications where power efficiency is a priority. When designing with this device, ensure proper decoupling capacitors are placed near the power pins to minimize noise. The DDR3L interface requires careful PCB layout to maintain signal integrity at high speeds, including matched trace lengths and controlled impedance.

見積もりお問い合わせ

IS43TR16256AL-107MBLI

IS43TR16256AL-107MBLI - 4Gb DDR3L SDRAM 256Mx16 | ISSI

The IS43TR16256AL-107MBLI is a 4Gb DDR3L SDRAM organized as 256M x 16 bits, operating at a clock speed of 933 MHz (data rate 1866 Mbps) with a supply voltage of 1.35V. It is housed in a 96-ball TWBGA (9x13mm) package, making it suitable for high-density memory applications in computing, networking, and industrial systems. DDR3L SDRAM (Double Data Rate 3 Low Voltage) is a type of synchronous dynamic random-access memory that operates at a lower voltage (1.35V) compared to standard DDR3 (1.5V), reducing power consumption by up to 20% while maintaining backward compatibility with 1.5V operation. It is part of the DDR3 memory family, which uses double data rate signaling to transfer data on both edges of the clock, achieving high bandwidth for demanding applications. Key features include a 16-bit I/O interface, 4Gbit density, 20ns access time, and support for 1.35V operation with backward compatibility to 1.5V. The device offers high-speed data transfer rates, low power consumption, and is RoHS compliant. The 96-ball TWBGA package provides a compact footprint suitable for space-constrained designs. Technically, the IS43TR16256AL-107MBLI utilizes a 4-bank architecture with 8 internal banks, supporting burst lengths of 8 and 4, and features on-die termination (ODT) for improved signal integrity. It includes programmable CAS latency, additive latency, and write latency, allowing system designers to optimize timing for their specific memory controller. The device also supports auto-refresh and self-refresh modes for power saving. Typical applications include servers, networking equipment, industrial PCs, and embedded systems where high memory density and low power are critical. The 1.35V operation makes it ideal for power-sensitive designs, while the 1866 Mbps data rate supports high-bandwidth workloads. When designing with this device, ensure proper decoupling capacitors near the power pins and follow the layout guidelines in the datasheet to minimize signal integrity issues. The device requires a stable 1.35V supply and careful attention to termination for the address/control and data lines.

見積もりお問い合わせ

IS43TR16256AL-107MBLI-TR

IS43TR16256AL-107MBLI-TR - 4Gb DDR3L SDRAM 256Mx16 | ISSI

The IS43TR16256AL-107MBLI-TR is a 4Gb DDR3L SDRAM organized as 256Mx16, operating at 1.35V with a data rate of 1866 Mbps (933 MHz clock). It is housed in a 96-ball TWBGA (9x13mm) package and is designed for low-power applications requiring high memory density. This device is backward compatible with 1.5V DDR3, allowing flexible system design. DDR3L SDRAM is a type of double data rate synchronous dynamic random-access memory that operates at a lower voltage (1.35V) compared to standard DDR3 (1.5V), reducing power consumption by about 20%. It is part of the memory hierarchy in computing systems, serving as main memory for processors, and is widely used in servers, networking equipment, and embedded systems where power efficiency is critical. Key features include a parallel interface with 16-bit data bus, 20ns access time, and support for on-die termination (ODT) and DLL-off mode for power saving. The device supports burst lengths of 8 and 4, and includes programmable CAS latency and additive latency. It operates over a temperature range of 0°C to +95°C (case temperature) for standard operation. The IS43TR16256AL-107MBLI-TR utilizes advanced DRAM process technology to achieve high density and low power. It features auto-refresh and self-refresh modes, with a typical self-refresh current of [DATA_NEEDED: self-refresh current]. The device includes a mode register set (MRS) for configuration, and supports write leveling and read leveling for signal integrity in high-speed systems. Typical applications include servers, networking equipment, industrial computing, and embedded systems where high memory density and low power are required. The 1.35V operation makes it ideal for battery-powered devices and energy-efficient data centers. When designing with this device, ensure proper decoupling capacitors near the power pins and follow the PCB layout guidelines in the datasheet to maintain signal integrity at 1866 Mbps. The device requires a stable 1.35V supply and a separate VDDQ supply for the I/O.

USD $5.60 お問い合わせ

IS43TR16256AL-125KBL

IS43TR16256AL-125KBL - 4Gb DDR3L SDRAM 256Mx16 | ISSI

The IS43TR16256AL-125KBL is a 4Gbit DDR3L SDRAM organized as 256M x 16, operating from a 1.35V supply with backward compatibility to 1.5V. It is housed in a 96-ball TWBGA (9x13mm) package and supports data rates up to 1600Mbps (800 MHz clock). This memory IC is designed for high-performance computing, networking, and embedded systems requiring low power and high bandwidth. DDR3L (Double Data Rate 3 Low Voltage) is a type of synchronous dynamic random-access memory (SDRAM) that operates at a lower voltage (1.35V) compared to standard DDR3 (1.5V), reducing power consumption by about 20-30% while maintaining similar performance. It is part of the DDR3 family, which uses double data rate signaling to transfer data on both edges of the clock, and is widely used in laptops, servers, and industrial applications where energy efficiency is critical. Key features include a parallel interface with 16-bit data bus, 800 MHz clock frequency, 20 ns access time, and support for 1.35V operation. The device is RoHS compliant and lead-free, making it suitable for environmentally conscious designs. The 96-TWBGA package offers a compact footprint with a 9x13mm body, ideal for space-constrained PCB layouts. Technically, the IS43TR16256AL-125KBL uses a high-density DRAM process, achieving 4Gbit capacity in a single package. It supports standard DDR3L features such as on-die termination (ODT), programmable CAS latency, and burst lengths of 8. The low voltage operation reduces I/O power, while the 20ns access time ensures fast random access for demanding applications. Typical applications include embedded computing, networking equipment (routers, switches), industrial automation, and automotive infotainment systems. Its low power and high density make it ideal for memory-intensive tasks in portable and battery-powered devices. When designing with this component, ensure proper decoupling capacitors near the power pins and follow the layout guidelines in the datasheet to minimize signal integrity issues at high speeds. The 1.35V supply must be regulated accurately to maintain reliable operation.

見積もりお問い合わせ

IS43TR16256AL-125KBLI-TR

IS43TR16256AL-125KBLI-TR - 4Gbit DDR3L SDRAM 256Mx16 | ISSI

The IS43TR16256AL-125KBLI-TR is a 4Gbit DDR3L SDRAM organized as 256M x 16, operating at a clock frequency of 800 MHz (data rate 1600 Mbps) with a CAS latency of 11. It is supplied in a 96-ball TWBGA (9x13 mm) package and is designed for low-voltage operation at VDD and VDDQ = 1.35V, with backward compatibility to 1.5V. This memory IC is part of ISSI's DDR3L family, offering high density and bandwidth for a wide range of applications. DDR3L (Double Data Rate 3 Low Voltage) SDRAM is a type of synchronous dynamic random-access memory that transfers data on both edges of the clock signal, effectively doubling the data rate. The 'L' designation indicates low-voltage operation at 1.35V, reducing power consumption by about 20% compared to standard DDR3 at 1.5V. DDR3L is widely used in mobile devices, embedded systems, and industrial computing where power efficiency is critical. It is backward compatible with 1.5V DDR3, allowing flexible system design. Key features include a 4Gbit density, 16-bit data bus, 800 MHz clock speed, and a burst length of 8. The device supports on-die termination (ODT), programmable CAS latency, and auto-refresh and self-refresh modes. It operates over a temperature range of -40°C to +95°C (TC), making it suitable for industrial environments. The 96-ball TWBGA package provides a compact footprint with excellent thermal and electrical performance. Technically, the IS43TR16256AL-125KBLI-TR uses a 1.35V power supply for both core and I/O, reducing power dissipation. It features a 20ns row cycle time (tRC) and a 20ns row active time (tRAS). The device supports a data transfer rate of 1600 Mbps per pin, delivering high bandwidth for memory-intensive applications. The low-voltage operation and industrial temperature range make it ideal for embedded systems that require reliable performance in harsh conditions. Typical applications include industrial automation, networking equipment, embedded computing, and automotive infotainment systems. The 4Gbit density and x16 organization are well-suited for applications requiring moderate memory capacity with a wide data bus. The low-voltage operation helps extend battery life in portable devices and reduces thermal load in dense systems. When designing with this component, ensure proper decoupling capacitors are placed near the power pins to minimize noise. The DDR3L interface requires careful PCB layout to maintain signal integrity at 1600 Mbps. Refer to the ISSI datasheet for detailed timing parameters and layout guidelines.

USD $8.25 お問い合わせ

IS46TR16256A-125KBLA2

IS46TR16256A-125KBLA2 - 4Gb DDR3 SDRAM 256Mx16 | ISSI

The IS46TR16256A-125KBLA2 is a 4Gb DDR3 SDRAM organized as 256Mx16, operating at 1.5V with a data rate of 1600MT/s (800 MHz clock). It is housed in a 96-ball TWBGA (9x13mm) package, offering high-density memory for computing, networking, and industrial applications. This device supports 8 internal banks for concurrent operation and features programmable CAS latency, burst length, and on-die termination (ODT) for signal integrity. DDR3 SDRAM (Double Data Rate Type 3 Synchronous Dynamic Random-Access Memory) is a type of synchronous dynamic random-access memory with a high bandwidth interface, transferring data on both rising and falling edges of the clock. It is the successor to DDR2 and offers higher speeds and lower power consumption, making it a standard choice for main memory in computers, servers, and embedded systems. DDR3 operates at 1.5V, reducing power compared to DDR2's 1.8V, and supports data rates from 800 to 2133 MT/s. Key features include a 20ns tRCD (RAS-to-CAS delay), 290mA operating current, and a temperature range of 0°C to +95°C (Tc). The device is RoHS compliant and supports both standard and low-voltage (1.35V) operation, providing flexibility in power-sensitive designs. The 96-ball TWBGA package with a 9x13mm footprint enables compact PCB layouts, and the 256Mx16 organization simplifies bus design by reducing the number of devices needed for wide data paths. Architecturally, the IS46TR16256A-125KBLA2 uses an 8-bank design with a 16-bit I/O interface, achieving a peak bandwidth of 12.8 GB/s per device. It incorporates DLL (Delay-Locked Loop) for precise clock alignment, and supports programmable read and write latencies. The device also features auto-refresh and self-refresh modes for power management, and on-die termination (ODT) to improve signal quality on high-speed buses. Typical applications include main memory for embedded processors, networking equipment (routers, switches), industrial PCs, and high-performance computing modules. Its high density and speed make it suitable for applications requiring large memory footprints, such as video processing, data acquisition, and telecommunications infrastructure. When designing with this DDR3 device, ensure proper termination and layout for high-speed signals, and follow the JEDEC DDR3 guidelines for power supply decoupling and signal integrity. The device requires a 1.5V supply for VDD and VDDQ, and a separate VREF for address/command signals.

USD $7.20 お問い合わせ

IS61C6416AL-12TLI

IS61C6416AL-12TLI - 1Mb 64Kx16 12ns Async SRAM | ISSI

The Integrated Silicon Solution Inc (ISSI) IS61C6416AL-12TLI is a 1 Mbit high-speed asynchronous CMOS Static RAM organized as 65,536 words by 16 bits, with 12 ns access time, housed in a 44-pin TSOP Type II industrial-grade package. It operates from a single 4.5 V to 5.5 V supply and provides a 16-bit parallel I/O bus, making it well suited as cache, buffer, or scratchpad memory in 16-bit and 32-bit embedded systems. What is an asynchronous SRAM? An asynchronous SRAM (Static Random-Access Memory) is a volatile memory device whose read and write cycles are triggered directly by address and control-line transitions, with no external clock required. It sits in the computer-memory hierarchy above DRAM in speed and below on-chip cache in density, and is commonly chosen when deterministic, low-latency random access (single-digit to a few tens of nanoseconds) matters more than density or cost-per-bit. Within ISSI's portfolio it belongs to the IS61C6416AL family of 64Kx16 high-speed CMOS SRAMs. Key features of the IS61C6416AL-12TLI include 12 ns typical access time, low-power CMOS operation with CMOS- and TTL-compatible I/O, automatic power-down when deselected, and separate upper-byte (UB) and lower-byte (LB) enables for byte-wide writes. The 44-pin TSOP-II footprint is JEDEC-standard, simplifying PCB layout and second-sourcing. The industrial temperature grade (-40C to +85C) supports harsh-environment deployment. The device is fabricated using ISSI's high-performance CMOS process, yielding an access time of 12 ns while keeping active and standby currents low. Data is retained as long as power is applied, with no refresh cycles. The active-low write enable (WE#) and chip-enable (CE#) signals give the designer full read/write control, and the byte-control pins (UB#, LB#) allow efficient use of the 16-bit data bus in mixed-width systems. Typical applications include networking line cards, industrial control and instrumentation, automotive infotainment subsystems, telecom routers and switches, RAID controllers, set-top boxes, and any 16-bit or 32-bit embedded CPU system that needs a fast external memory for buffers, FIFOs, or lookup tables. The TSOP-II package and standard JEDEC pinout also make it a popular choice for legacy designs that must be maintained or refreshed. When designing with this part, observe the standard SRAM power-supply decoupling practice: place a 0.1 uF ceramic bypass capacitor as close as possible to the VCC and VSS pins. Unused inputs (UB#, LB#, WE#) should be tied to VCC through a pull-up to prevent unwanted writes. Designers should also note that the asynchronous interface means there is no clock-domain crossing required when interfacing to legacy microcontrollers or DSPs that lack an external memory controller with SRAM timing support. This page synthesizes distributor pricing, parametric drop-in alternatives, and practical design notes that are not gathered in the manufacturer datasheet alone, giving engineers a single source for sourcing, replacement, and PCB-layout decisions.

見積もりお問い合わせ

IS61WV102416DBLL-10TLI

IS61WV102416DBLL-10TLI - 16Mb Async SRAM 1Mx16 10ns | ISSI

The ISSI IS61WV102416DBLL-10TLI is a 16-Mbit high-speed asynchronous CMOS static RAM organized as 1M words by 16 bits, housed in a 48-pin TSOP-I package. According to the ISSI datasheet for the IS61/64WV102416DALL/BLL family, the device operates from a single 2.4V to 3.6V supply (with 3.3V nominal) and provides a 10 ns access time, making it suitable for high-performance memory subsystems where deterministic, low-latency read/write cycles are required without the complexity of a DRAM controller. The 'D' prefix designates the lower-voltage 2.4V-3.6V variant, while the 'BLL' suffix indicates the specific speed grade and package option. Asynchronous static RAM (SRAM) is a volatile memory technology that retains data as long as power is applied, without the refresh cycles required by DRAM. Within the broader memory hierarchy, SRAM sits closest to the processor because of its sub-15 ns access times; it is used for cache, look-up tables, scratch-pad buffers, and FIFO storage in networking, industrial, and embedded systems. Compared with synchronous SRAM (such as QDR or DDR SRAM), asynchronous SRAM uses simple chip-enable, output-enable, and write-enable control signals and is ideal for glue-less processor bus interfaces. The IS61WV102416DBLL-10TLI provides fully static operation (no clock required), TTL-compatible I/O levels, common data-in/data-out bus architecture, and an active-low output enable for bus sharing. Power consumption is minimized through a Chip Enable power-down mode, and the device supports industrial temperature range operation. The CMOS fabrication process delivers high noise immunity and low standby current, both of which are critical for battery-backed or energy-conscious designs. Typical applications include industrial controllers, networking line cards, routers and switches requiring fast look-up tables, automotive telematics (non-safety-critical subsystems), medical instrumentation buffers, RAID controllers, and any embedded CPU/MCU design that needs a large, low-latency external data store beyond the on-chip SRAM budget. The wide word width (x16) is well matched to 16-bit and 32-bit microcontrollers and DSPs. When designing with this device, keep in mind that asynchronous SRAM bandwidth is limited by the controller's ability to issue back-to-back read or write strobes, so the 10 ns access time implies roughly 100 MHz equivalent single-transfer throughput per cycle. Decoupling and signal routing must be handled carefully on long busloads to maximize margin. This page synthesizes distributor pricing, drop-in alternative cross-references, and practical design notes that go beyond the manufacturer datasheet to help engineers evaluate and qualify the part quickly.

見積もりお問い合わせ

IS82C54Z96

IS82C54Z96 - 8MHz CMOS Programmable Interval Timer | Renesas

The Renesas IS82C54Z96 is a CMOS Programmable Interval Timer manufactured using an advanced 2 micron CMOS process, supplied in a 28-pin PLCC package. It supports clock input frequencies up to 8 MHz and operates from a 4.5 V to 5.5 V single supply. According to the Renesas 82C54 datasheet, the device integrates three independently programmable and functional 16-bit counters, each capable of binary or BCD counting and of handling clock inputs up to 8 MHz (82C54), 10 MHz (82C54-10), or 12 MHz (82C54-12). A programmable interval timer (PIT) is a counter IC that generates precise time delays, event counting, and frequency-division functions under software control. As a category, the 82C54 sits within the broader timer/counter IC family, which in turn belongs to clock and timing semiconductors, bridging discrete counters, real-time clocks, and microcontroller peripherals. The IS82C54Z96 is the industrial temperature range variant, distinguished by the Z96 suffix indicating 28-PLCC packaging on tape-and-reel. Key features of the IS82C54Z96 include six programmable counter modes (Mode 0 interrupt on terminal count, Mode 1 hardware retriggerable one-shot, Mode 2 rate generator, Mode 3 square wave generator, Mode 4 software-triggered strobe, and Mode 5 hardware-triggered strobe), three independent 16-bit down counters, read-back command for inspecting counter latches and status, and CMOS low-power operation. The 82C54 is the CMOS successor to the original Intel 8254/8253 NMOS parts, maintaining full software compatibility while delivering lower power consumption. Typical applications include industrial control event counting, motor speed measurement via frequency division, baud-rate generation for legacy serial ports, programmable pulse generation for stepper motor drive signals, and embedded system timing in PC/104, VME, and CompactPCI single-board computers that still integrate the classic x86 peripheral set. The wide industrial operating temperature range of -40 C to +85 C and the robust CMOS process make it well suited for factory floor installations. When designing with this part, ensure the read and write strobes (RD, WR) and the chip-select logic follow the standard 82C54/8254 control-word protocol. Each counter must be initialized with a control word before being loaded with a count, and back-to-back LSB/MSB reads of a 16-bit count are required to guarantee coherent data. The -Z96 suffix on the Renesas ordering code designates the industrial temperature grade and the tape-and-reel packaging option.

見積もりお問い合わせ

ISD17120SY

ISD17120SY - 120sec Voice Record/Playback IC | Nuvoton | SOIC-28

The Nuvoton ISD17120SY is a single-chip multi-message voice record and playback IC from the ChipCorder ISD1700 family, providing 80 to 240 seconds of audio storage (120 seconds typical) in a 28-pin SOIC package. It operates from a single 2.4 V to 5.5 V supply and supports both pushbutton and SPI control interfaces, enabling flexible user interaction in standalone or microcontroller-driven systems. A voice record/playback IC is a fully integrated solid-state audio recorder that combines non-volatile memory, an analog microphone preamplifier, anti-aliasing filter, automatic gain control (AGC), speaker driver, and a PWM output stage on a single die. It belongs to the ChipCorder family of multi-message ICs within the broader audio IC hierarchy: voice record/playback IC -> audio IC -> interface IC -> mixed-signal semiconductor. The on-chip EEPROM-style storage eliminates external memory components, while the integrated class-D-compatible PWM output can directly drive a piezo speaker or feed an external amplifier. Key features include user-friendly pushbutton mode with seven pre-defined triggers (REC, PLAY, FT, ERASE, VOL, RDY, RESET), an SPI-compatible serial interface for microcontroller control, variable sample rate selection (4, 5.3, 6.4, 8 kHz) that adjusts duration and bandwidth, an onboard microphone preamplifier with AGC, and a 2.4 V to 5.5 V single supply that suits both 3.3 V and 5 V rails. The device supports up to 240 seconds of recording at 4 kHz sample rate, with messages stored as solid-state samples requiring no compression algorithm. The ISD17120SY uses Nuvoton's patented multilevel storage technology on a single die, providing non-volatile storage that retains recordings without power. The architecture eliminates the need for digital compression ICs, ADCs, DACs, or external memory, dramatically simplifying BOM for voice prompts in cost-sensitive embedded designs. Voice playback quality is selectable through the sample-rate pin, trading bandwidth (3.4 kHz max) for duration (up to 240 s). Typical applications include voice prompts in industrial equipment, security alarm panels, medical alert devices, toys and consumer appliances, elevator floor announcements, and automotive aftermarket accessories. Designers select this part when they need 60 to 240 seconds of robust, non-volatile audio in a single 28-pin IC. When designing with this device, place the bypass capacitor (typically 0.1 uF) within 5 mm of the VCC pin and route the SP+/SP- differential outputs as short as possible to minimize EMI from the PWM carrier. Verify speaker impedance matches the output stage's drive capability, typically 8 ohm or higher for piezo transducers. This page synthesizes distributor pricing, same-brand duration variants, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.

見積もりお問い合わせ

ISD17240SYI

ISD17240SYI - 240s Multi-Message Voice Record/Playback IC | Nuvoton

The Nuvoton ISD17240SYI is a single-chip, multi-message voice record and playback IC providing 160 to 480 seconds of audio storage with 4 kHz/5.3 kHz/6.4 kHz/8 kHz selectable sampling rates, housed in a 28-pin SOIC package rated for industrial temperature operation. A multi-message voice record and playback IC (often abbreviated "voice recorder IC" or "ChipCorder") is a self-contained digital audio subsystem that integrates non-volatile storage, an analog microphone preamplifier with Automatic Gain Control, an anti-aliasing filter, a sigma-delta codec, smoothing output filter, and a Class-D-compatible PWM/speaker driver on a single silicon die. In the broader component taxonomy, the ISD1700 family belongs to the audio processor / audio DSP IC category, which itself sits under interface ICs and signal-chain semiconductors used in embedded systems. Because storage is on-chip (no external SPI/I2C EEPROM required), designers eliminate BOM cost and PCB area. Key features include 2.4 V to 5.5 V single-supply operation, on-chip 160 kΩ microphone bias resistor, pushbutton and SPI control interfaces, selectable sampling rates, and message management that supports up to 8 segments. The device supports both standalone pushbutton operation (no MCU required) and SPI-driven operation for microcontroller-managed playback sequencing. Power-down current is sub-microamp, enabling battery-friendly operation in always-on voice prompt designs. The ISD17240SYI uses Nuvoton's proprietary zero-power-on multilevel storage technology, which stores audio samples directly in on-chip non-volatile cells rather than converting to a compressed digital stream. This eliminates codec delay and provides instant-on playback in less than 25 ms from trigger, with no software audio stack. The architecture trades bit-depth and noise floor for ultra-low quiescent power and BOM simplification. Typical applications include industrial voice prompt modules, elevator floor announcers, security alarm voice warnings, medical device audio prompts, vending machine announcements, and consumer appliance voice feedback. The wide 2.4 V to 5.5 V supply range lets the same part serve 3.3 V MCU rails or 5 V industrial buses. When designing with this device, include a decoupling capacitor of at least 0.1 µF directly across VCC and VSSA pins placed within 5 mm, route the analog ground (VSSA) separately back to the regulator, and ensure speaker traces are short and balanced to minimize click/pop artifacts on playback start. This page synthesizes distributor pricing, pin-compatible Nuvoton alternatives in the ISD1700 family, and practical design notes not consolidated in the manufacturer datasheet alone.

見積もりお問い合わせ

ISD1760SY

ISD1760SY - 60s Voice Record/Playback IC 2.4-5.5V | Nuvoton

The Nuvoton ISD1760SY is a single-chip multi-message voice record and playback IC providing up to 60 seconds of audio storage in a 28-pin SOIC (300 mil) package, operating from a 2.4 V to 5.5 V single supply. It integrates an on-chip oscillator, anti-aliasing filter, smoothing filter, automatic gain control, microphone preamplifier, and speaker driver, eliminating most external components for voice-capture applications. What is a voice record/playback IC? A voice record/playback IC is a single-chip audio subsystem that captures analog microphone input, digitizes and stores the audio in on-chip non-volatile memory, and reconstructs the analog waveform on demand. It sits hierarchically under interface ICs -> audio ICs -> signal chain semiconductors, and is distinct from MP3/WAV codec ICs because storage is performed entirely on-chip using Nuvoton's patented multilevel storage (MLS) technology. Key features of the ISD1760SY include user-selectable 4 kHz, 6.4 kHz, 8 kHz, and 12 kHz sampling rates that trade recording duration for audio bandwidth, a 120-second maximum duration at the lowest sample rate (mode dependent), built-in push-button interface with debounce logic, an SPI-compatible control port for MCU-driven playback, and integrated class-D-compatible PWM output capable of driving a small speaker directly through an external transistor or buffer. Standby current is below 1 uA, making it well suited to battery-powered products. The device uses Nuvoton's zero-power-message storage scheme that retains recorded audio without any supply current and supports random-address message playback for systems that require multiple prompts. The internal architecture combines a switched-capacitor anti-alias filter ahead of the storage array and a smoothing filter on playback, removing the need for external op-amps in most designs. Typical applications include voice-prompt industrial control panels, elevator floor announcers, security alarm annunciators, talking toys, medical device audio feedback, and consumer appliance voice prompts. Designers select the ISD1760SY when they need a self-contained voice subsystem without DSP overhead or external Flash storage. When designing in this part, observe the 2.4 V minimum supply and ensure the speaker driver transistor is sized for the expected load. The push-button interface supports up to six direct-trigger inputs, reducing GPIO demand on the host MCU and simplifying front-panel wiring in stand-alone playback designs. This page synthesizes XAIPART distributor pricing, drop-in same-brand alternatives from the Nuvoton ISD1700 family, and practical design notes that are not consolidated on a single manufacturer datasheet page.

見積もりお問い合わせ

ISL26104AVZ

ISL26104AVZ - 24-Bit 4kSPS 4-Ch Sigma-Delta ADC | Renesas

The Renesas ISL26104AVZ is a 24-bit low-noise delta-sigma analog-to-digital converter with four differential multiplexed input channels, an integrated low-noise programmable-gain amplifier (PGA), and an output data rate up to 4 kSPS, housed in a 28-pin TSSOP package. Its headline parameters are 24-bit resolution, 4 fully differential input channels, and a programmable output word rate from 2.5 SPS to 4 kSPS, all integrated in a single analog front-end IC. A delta-sigma (sigma-delta) ADC is a type of oversampling converter that uses a high-frequency modulator and digital decimation filtering to achieve very high resolution at the cost of absolute input bandwidth. In the broader taxonomy, the ISL26104 belongs to the precision ADC product family, which sits within data converters, a sub-category of mixed-signal integrated circuits. Delta-sigma ADCs are widely used in industrial weighing, process control, temperature measurement, and strain-gauge instrumentation because they trade conversion speed for excellent noise performance and integral linearity. Key features of the ISL26104AVZ include the on-chip low-noise PGA with gains from 1x to 128x, which allows direct connection of low-amplitude signals such as load cells, thermocouples, and bridge sensors without an external instrumentation amplifier. The device supports an external differential reference and offers a serial SPI-compatible output interface. Its integrated digital filter delivers 50 Hz and 60 Hz mains-rejection at appropriate output data rates, simplifying design for industrial environments with significant line-frequency noise. The device operates from a single analog supply (typically +5 V) and a digital supply, with an internal clock. The 28-pin TSSOP package provides a small footprint while still allowing hand-soldering for prototypes and small production runs. According to the Renesas datasheet, the ISL26104 also shares pin-out compatibility with the 2-channel ISL26102, giving designers a simple upgrade path when more channels are required. Typical applications include industrial weighing scales, load-cell signal conditioning, multi-channel temperature acquisition, pressure transducers, and precision weigh-in-motion modules. The combination of an integrated PGA and high-resolution conversion removes most of the analog signal-chain complexity for sensor readout. Designers should note that the PGA gain, output data rate, and digital-filter bandwidth trade off against each other: higher PGA gain reduces input-referred noise but narrows the usable bandwidth, while lower output data rates improve noise-free resolution at the expense of conversion speed.

見積もりお問い合わせ

ISL26104AVZ-T7A

ISL26104AVZ-T7A - 24-bit 4kSPS 4-Ch Sigma-Delta ADC | Renesas

The Renesas ISL26104AVZ-T7A is a 24-bit low-noise 4-channel delta-sigma analog-to-digital converter with on-chip programmable-gain amplifier and 4 kSPS maximum output data rate, housed in a 28-pin TSSOP package. It accepts four differential multiplexed inputs and operates from an analog supply of 4.75 V to 5.25 V and a digital supply of 2.7 V to 5.25 V. The serial interface provides SPI/QSPI/MICROWIRE-compatible read/write access to on-chip registers for channel selection, gain (1x-128x), and output data rate (2.5 SPS to 4 kSPS). A delta-sigma ADC is a type of oversampling converter that trades speed for resolution: an internal modulator shapes quantization noise away from the band of interest, and a digital decimation filter removes that noise to extract a high-resolution 24-bit code. The ISL26104's exceptionally low input-referred noise (about 10 nV/√Hz PGA equivalent, per the Renesas datasheet) places it firmly in the precision instrumentation category used in weigh scales, bridge transducers, and thermocouple acquisition. Key features include 24-bit noise-free resolution at lower data rates, a PGA with gains of 1, 2, 4, 8, 16, 32, 64, and 128, a single-cycle settling digital filter, an integrated low-drift reference input, and a low quiescent current ideal for loop-powered or battery instruments. The four differential input channels are sequentially scanned via the MUX register, simplifying multi-sensor front ends by removing external analog switches. Typical applications include industrial load-cell weigh scales, RTD and thermocouple temperature acquisition, pressure-sensor signal conditioning, multi-zone gas detection front ends, and precision laboratory instrumentation where 4 kSPS covers typical slow-control loops without sacrificing effective resolution. When designing with this part, place 0.1 uF decoupling capacitors within 5 mm of AVDD and DVDD, keep the analog and digital grounds separated and joined only at the exposed pad, and choose an RGEF/A external reference or pair of input resistors to set the common-mode for thermocouple measurement. This page synthesizes distributor stock and pricing as of 2026-10-13, drop-in TSSOP-28 alternatives from the same and cross-brand product families, and practical design notes not found in the manufacturer datasheet.

見積もりお問い合わせ

ISL26134AVZ-T7A

ISL26134AVZ-T7A - 24-bit Low-Noise Delta-Sigma ADC | Renesas

The Renesas ISL26134AVZ-T7A is a 24-bit, low-noise, 4-input, 1-channel sigma-delta analog-to-digital converter housed in a 28-pin TSSOP surface-mount package. It integrates a very low-noise programmable-gain amplifier (PGA) front end with up to 128x gain, an internal 2.5V reference, and on-chip calibration registers, all on a single mixed-signal IC designed for high-resolution measurement. A delta-sigma ADC is a type of analog-to-digital converter that uses oversampling and noise shaping to achieve very high resolution at the expense of input bandwidth. The ISL26134 sits at the top of the ADC hierarchy (delta-sigma -> ADC -> data converter -> data acquisition IC -> signal chain), enabling 24-bit effective resolution for DC and low-frequency measurements such as load-cell, strain-gauge, and temperature bridge readouts. Key features include 4 differential or 7 single-ended input channels selectable through a digital multiplexer, a true 24-bit no-missing-codes output, integrated PGA gain from 1x to 128x, an auxiliary 24-bit DAC for sensor excitation, and a simple SPI-compatible serial interface. RMS noise below 8 nV at low sample rates and a calibrated integral nonlinearity of better than 0.0015% of full scale make it suitable for precision weighing scales and laboratory instrumentation. The architecture combines a chopper-stabilized front end, a third-order modulator, and a digital SINC1/SINC3 FIR decimation filter. The chopper stage removes 1/f flicker noise; the modulator pushes quantization noise well above the baseband where the SINC filter removes it. Internal gain and offset calibration registers compensate for drift over temperature. Typical applications include industrial weigh scales, temperature/pressure bridge transmitters, multichannel data loggers, and 6-digit digital multimeter front ends. The wide PGA range lets the same IC read directly from low-output sensors such as load cells without external instrumentation amplifiers. Designers should keep analog and digital ground planes separated and place the bypass capacitors within 3 mm of the supply pins to avoid digital switching noise coupling into the modulator. For maximum SNR, choose the lowest output data rate that still meets the application bandwidth, since each halving of data rate reduces input-referred noise by approximately 30%.

見積もりお問い合わせ

ISL26310FBZ

ISL26310FBZ - 12-bit 125kSPS SAR ADC | Renesas

The Renesas ISL26310FBZ is a 12-bit, 125 kSPS successive-approximation-register (SAR) analog-to-digital converter with single-ended and differential inputs, housed in an 8-pin SOIC (NB) package. It features low power consumption, single +5V analog supply operation, and an SPI/QSPI/MICROWIRE-compatible serial interface, making it a fit for embedded industrial and instrumentation digitizer front ends. A SAR ADC is a successive-approximation-register analog-to-digital converter. It uses a binary search algorithm and an internal precision DAC to compare the sampled input against a reference voltage, producing a digital code in N conversion cycles for an N-bit result. SAR ADCs excel at low-latency, single-shot conversions with no pipeline delay, occupy a small footprint, and draw no idle current between conversions - ideal for multiplexed channel scanning, low-duty-cycle battery-powered sensing, and microcontroller-interfaced data acquisition where simplicity and deterministic latency matter more than maximum throughput. Key specifications of the ISL26310FBZ include 12-bit resolution, 125 kSPS maximum sampling rate, single +5V analog supply with +3.3V/+5V digital supply, single-ended and true-differential input pair operation, integrated track/hold, and a low-power serial interface that supports SPI, QSPI, and MICROWIRE protocols. The device includes a hardware shutdown pin to reduce current draw between conversions. The ISL26310FBZ is part of the ISL26310/11/12/13/14/15/19 pin-compatible family that scales channel count, input configuration (single vs. differential), and resolution up to 14-bit. This lets designers migrate between channel counts without PCB redesign. The internal SAR core uses a charge-redistribution DAC array with auto-calibrated capacitor matching to deliver linearity performance consistent across the full industrial temperature range. Typical applications include industrial process control loop monitoring, portable battery-powered instrumentation, multichannel data acquisition front ends, isolated sensor signal conditioning, and remote telemetry / SCADA modules. The 125 kSPS rate supports per-channel rates up to 10 kSPS in multiplexed multi-channel systems, sufficient for vibration, strain, and temperature acquisition. When using this device, decouple AVDD and DVDD separately close to the pins with 10uF bulk plus 0.1uF ceramic bypass, and add a 0.1uF cap on REF+ to ground. The shutdown pin (SHDN) can be tied to logic high for always-on operation; drive low between conversions to minimize system power. This page synthesizes current distributor pricing, drop-in pin-compatible alternatives from the ISL2631x family, and practical design notes not collated in the manufacturer datasheet.

見積もりお問い合わせ

サブカテゴリ

製品 (39,000+)

IRS20954SPBF - Class D Audio Driver, 2-Ch, 16-SOIC | Infineon

IRS20954STRPBF - 2-Channel Protected Audio Driver | Infineon

IRS20955STRPBF - 2-Channel Audio Line Driver | Infineon

IRS20965STRPBF - 500W Mono Class D Driver | Infineon

IRS2461SXUMA1 - 1-Channel Class-D Audio Amp | Infineon

IS43QR16512B-062AABL - 8Gb DDR4 SDRAM 512Mx16 | ISSI

IS43TR16256A-125KBL - 4Gb DDR3 SDRAM 256Mx16 | ISSI

IS43TR16256A-15HBL-TR - 4Gb DDR3 SDRAM 667MHz | ISSI

IS43TR16256AL-107MBL - 4Gb DDR3L SDRAM 256Mx16 | ISSI

IS43TR16256AL-107MBLI - 4Gb DDR3L SDRAM 256Mx16 | ISSI

IS43TR16256AL-107MBLI-TR - 4Gb DDR3L SDRAM 256Mx16 | ISSI

IS43TR16256AL-125KBL - 4Gb DDR3L SDRAM 256Mx16 | ISSI

IS43TR16256AL-125KBLI-TR - 4Gbit DDR3L SDRAM 256Mx16 | ISSI

IS46TR16256A-125KBLA2 - 4Gb DDR3 SDRAM 256Mx16 | ISSI

IS61C6416AL-12TLI - 1Mb 64Kx16 12ns Async SRAM | ISSI

IS61WV102416DBLL-10TLI - 16Mb Async SRAM 1Mx16 10ns | ISSI

IS82C54Z96 - 8MHz CMOS Programmable Interval Timer | Renesas

ISD17120SY - 120sec Voice Record/Playback IC | Nuvoton | SOIC-28

ISD17240SYI - 240s Multi-Message Voice Record/Playback IC | Nuvoton

ISD1760SY - 60s Voice Record/Playback IC 2.4-5.5V | Nuvoton

ISL26104AVZ - 24-Bit 4kSPS 4-Ch Sigma-Delta ADC | Renesas

ISL26104AVZ-T7A - 24-bit 4kSPS 4-Ch Sigma-Delta ADC | Renesas

ISL26134AVZ-T7A - 24-bit Low-Noise Delta-Sigma ADC | Renesas

ISL26310FBZ - 12-bit 125kSPS SAR ADC | Renesas