集積回路

サブカテゴリ

📁 ADC/DAC 3,100+ 製品 📁 アンプIC 1,800+ 製品 📁 オーディオコーデック 18 製品 📁 オーディオIC 2 製品 📁 クロック＆タイミング 650+ 製品 📁 Comparator ICs 1 製品 📁 DSP 1,100+ 製品 📁 データ収集IC 2 製品 📁 デジタルポテンショメータ 4 製品 📁 ディスプレイドライバ＆コントローラ 1 製品 📁 FPGA & CPLD 7,100+ 製品 📁 インターフェースIC 3,100+ 製品 📁 LEDドライバ 1 製品 📁 ロジックIC 450+ 製品 📁 メモリIC 870+ 製品 📁 マイクロコントローラ 20,000+ 製品 📁 マイクロプロセッサ 4 製品 📁 モータドライバ 1 製品 📁 その他 1 製品 📁 Sensor and Detector Interfaces 1 製品 📁 専用IC 15 製品 📁 ビデオIC 14 製品

製品 (38,000+)

PI7C8154BNAE - 64-Bit 66MHz PCI Bridge | Diodes Incorporated
PI7C8154BNAE

PI7C8154BNAE - 64-Bit 66MHz PCI Bridge | Diodes Incorporated

Diodes Incorporated PI7C8154BNAE is a 64-bit, 66MHz asynchronous two-port PCI-to-PCI bridge in a 304-ball PBGA package measuring 31 mm by 31 mm. It is designed for systems that need to extend a PCI local bus across two bus segments while retaining 64-bit data width and operation at 66MHz. A PCI-to-PCI bridge is a type of interface controller that connects two PCI bus domains electrically and logically. It belongs to the PCI interface controller hierarchy, where bus controllers and bridges coordinate address decoding, transaction forwarding, arbitration, and compatibility between peripheral buses and host systems. The PI7C8154BNAE supports the 64-bit, 66MHz implementation described by the PCI Local Bus Specification, Revision 2.2. Key characteristics include asynchronous two-port operation, a 64-bit parallel PCI data path, and a maximum operating frequency of 66MHz. The device is intended for 3.3V operation, with an industrial operating-temperature range of 0°C to 85°C. Its 304-PBGA construction provides a large, mechanically robust package for systems requiring hundreds of high-speed PCI connections. Technically, the bridge provides the interface between two independently operating PCI bus segments. Its asynchronous architecture allows transactions to be transferred between buses with different timing characteristics, while maintaining the full 64-bit width and 66MHz operating rate of the target PCI implementation. Correct PCB implementation therefore depends on careful power distribution, controlled-impedance routing, and complete decoupling around this high-pin-count device. Typical applications include industrial PCI systems, embedded server and storage platforms, industrial networking equipment, test systems, and legacy PCI expansion platforms that require an additional bus segment. The device can also support compatibility and bridging designs in industrial control, data-acquisition, communications, and specialized embedded equipment. Designers should pay particular attention to the 304-ball land pattern, power and ground-plane assignment, high-speed signal integrity, and the PCI routing rules in the manufacturer datasheet. Because this is a large BGA device with many connections, assembly inspection and via-in-pad or via-under-bump design practices may materially affect manufacturing yield and long-term reliability. This product page combines interface categorization, verified operating characteristics, alternative-device guidance, and practical PCB considerations to help engineers evaluate the PI7C8154BNAE for legacy PCI bridging applications.

見積もり お問い合わせ
PI7C8154BNAIE - 64-Bit 66MHz PCI Bridge | Diodes Incorporated
PI7C8154BNAIE

PI7C8154BNAIE - 64-Bit 66MHz PCI Bridge | Diodes Incorporated

Diodes Incorporated PI7C8154BNAIE is a 64-bit, 66 MHz PCI-to-PCI bridge interface IC designed for asynchronous two-port PCI system expansion. The device is packaged in a 304-pin PBGA measuring 31 x 31 mm and is identified as a specialized PCI interface component. Its primary function is to bridge PCI Local Bus traffic between two PCI buses while supporting the 64-bit, 66 MHz implementation described in the PCI Local Bus Specification, Revision 2.2. A PCI-to-PCI bridge is an interface IC within the PCI interface hierarchy and broader computer-interface semiconductor category. It allows a host system or embedded PCI platform to extend its available PCI bus resources by connecting two PCI segments. The bridge coordinates transaction forwarding, arbitration, and bus ownership across the two segments while presenting a unified PCI interface to connected peripherals. The PI7C8154BNAIE is specified as a 2-port, 64-bit, 66 MHz asynchronous PCI bridge. Its 304-PBGA package provides the large number of signal and power connections required for parallel PCI data, address, command, and control paths. The package is surface-mount technology and uses a 31 x 31 mm body according to the product listing. The device is intended for industrial, embedded, and legacy PCI platform designs requiring a dedicated bus-to-bus bridge rather than a general-purpose serial interface controller. The PI7C8154B family was designed for compatibility with the 64-bit, 66 MHz PCI Local Bus Specification Revision 2.2. Because the target is an older parallel-bus bridge, system-level validation is important. The host firmware, PCI configuration space, interrupt routing, clocking, termination, and power-delivery arrangement must be checked against the board design and the manufacturer datasheet before deployment. Typical uses include PCI industrial controllers, embedded computer backplanes, PCI expansion chassis, data-acquisition systems, and legacy embedded platforms that need two PCI bus segments. In these systems, the bridge allows an existing PCI host to reach additional cards without replacing the host processor or redesigning the entire bus topology. Layout is the primary implementation consideration. Route high-speed parallel PCI signals with controlled impedance, continuous reference planes, and minimal stubs. Follow the manufacturer pin-assignment and escape-routing guidance for the 304-PBGA footprint, and place decoupling and termination components close to their associated pins. This page combines the manufacturer-family specifications, package details, sourcing facts, and practical integration considerations for engineers evaluating the PI7C8154BNAIE.

見積もり お問い合わせ
PI7C8952AFAE - Dual UART PCI Bridge | Diodes Incorporated
PI7C8952AFAE

PI7C8952AFAE - Dual UART PCI Bridge | Diodes Incorporated

Diodes Incorporated PI7C8952AFAE is a dual-channel PCI-to-UART interface bridge with two UART channels, 128-byte FIFO capability, 3 V or 5 V supply support, and a 100-LQFP package measuring 14 mm by 14 mm. It is designed to add two asynchronous serial interfaces to a PCI-based embedded system while presenting a standardized bus interface to the host. A PCI-to-UART bridge is an interface IC within the broader hierarchy of PCI interface controllers, peripheral interface controllers, interface ICs, and semiconductors. It provides the electrical and protocol translation required between a parallel PCI host bus and asynchronous serial channels. Such bridges are useful when a legacy PCI platform needs to communicate with sensors, modems, industrial controllers, or other equipment that uses UART signaling. The verified product information identifies a two-channel UART configuration and a 128-byte FIFO for each function. FIFO buffering helps a host service received serial data without requiring the CPU to retrieve every byte immediately. The device can operate from either 3 V or 5 V supplies, which provides flexibility when integrating it with systems using different primary rail voltages. A 100-LQFP package offers a substantial pin count for power, ground, host-bus, and dual-channel UART connectivity. The PI7C8952AFAE integrates PCI host-bus connectivity with two independent UART channels. Its architecture is intended to reduce the need for discrete host-interface logic while consolidating serial ports in one device. However, the supplied source data does not specify the supported PCI signaling mode, UART baud-rate range, parity and data-bit formats, interrupt behavior, electrical timing, or operating-temperature limits. Those parameters should be confirmed against the manufacturer datasheet before schematic capture or firmware development. Typical uses include industrial PCI instrumentation, data-acquisition systems, test equipment, embedded control platforms, and legacy computer expansion systems. In each case, the bridge can connect a PCI host to two serial peripherals while the FIFO separates buffered receive data from direct host-bus transactions. The exact host-software configuration remains application-specific because an operating-system driver or platform-specific initialization routine may be required. The principal design consideration is package and signal-integrity planning for the 100-pin LQFP. The board layout must preserve the device's power and ground connectivity, route PCI signals according to the manufacturer's recommendations, and keep UART signals away from noisy switching nodes. Decoupling, termination, and clock requirements should be implemented only after the complete pin assignments and electrical tables have been obtained from the official datasheet. This page consolidates the verified product identity, package information, channel count, FIFO depth, supply options, sourcing links, and engineering-use guidance for the PI7C8952AFAE. It also separates documented facts from parameters that remain unavailable in the supplied data, helping engineers plan a search for the datasheet, evaluate procurement, and determine whether the dual-UART PCI bridge matches a legacy platform.

見積もり お問い合わせ
PI7C8952AFAEX - PCI to UART Bridge | Diodes Incorporated
PI7C8952AFAEX

PI7C8952AFAEX - PCI to UART Bridge | Diodes Incorporated

Diodes Incorporated PI7C8952AFAEX is a PCI-to-UART bridge controller with 3 V and 5 V supply options, a PCI bus interface, and a 100-pin LQFP package measuring 14 mm by 14 mm. It is packaged for tape-and-reel production with a standard quantity of 1,000 units. A PCI-to-UART bridge is an interface controller that connects a host computer's PCI peripheral bus with UART-compatible serial equipment. It belongs to the interface IC hierarchy, where bridge and protocol controllers translate signals between bus architectures that otherwise require incompatible connectors, voltage levels, or data formats. Such devices can reduce the need for a separate host-side PCI adapter when the target equipment relies on legacy or industrial serial communication. The PI7C8952AFAEX supports both 3 V and 5 V supply configurations, giving designers flexibility when integrating it with systems that use different primary logic rails. Its PCI protocol interface is intended for embedded host-bus designs, while the UART side provides the physical signaling path for serial peripherals. The 100-LQFP package offers a high pin count suitable for external bus routing and interface connectivity. The 14 mm by 14 mm LQFP construction provides clearly defined lead geometry for conventional surface-mount assembly and inspection. Tape-and-reel packaging with 1,000 units per reel supports automated pick-and-place equipment and volume production. Exact clocking, transceiver electrical characteristics, operating temperature, and host-side interface details should be confirmed in the manufacturer datasheet before schematic capture. Typical uses include PCI-based industrial control systems, serial data acquisition equipment, legacy peripheral migration, embedded communications appliances, and test systems that need a bridge between a PCI host and one or more UART peripherals. The bridge is particularly relevant where a compact embedded host has a PCI bus but lacks a direct UART expansion interface. When designing the circuit, begin with the manufacturer's pin-description table and reference connection details rather than inferring connections from the package position. Confirm the intended supply rail, PCI interface requirements, UART signal levels, external clocking components, and decoupling network against the electrical characteristics before release. This page organizes the verified PI7C8952AFAEX package, protocol, supply, and ordering information into an engineering-focused product reference. It also highlights drop-in replacement limits, sourcing questions, and design checks that help distinguish a genuine PCB-compatible substitute from a merely similar PCI-to-UART controller.

見積もり お問い合わせ
PI7C8954AFHE - PCI Quad UART Bridge | Diodes Incorporated
PI7C8954AFHE

PI7C8954AFHE - PCI Quad UART Bridge | Diodes Incorporated

Diodes Incorporated PI7C8954AFHE is a PCI-to-UART interface bridge with four UART channels, supplied in a 144-pin LQFP package measuring 20 mm by 20 mm. The device is categorized for 3 V and 5 V UART-controller applications and is identified by the verified product data as an IC PCI Quad UART Bridge. Its package provides 144 external leads for the PCI interface, four serial-port interfaces, power, grounding, and associated control signals. A PCI-to-UART bridge is an interface controller that allows a host system operating across a PCI bus to exchange serial data with up to four UART peripherals. In the product hierarchy, the PI7C8954AFHE is an interface IC, a PCI bridge, and a multi-channel UART interface controller. This bridge function places it between a PCI-capable embedded or industrial system and external serial devices, reducing the need for four separate host-interface adapters. The verified listing identifies the PI7C8954AFHE as a four-channel UART bridge in a 144-LQFP package. It is associated with 3 V and 5 V UART-controller applications, while a separate distributor listing classifies the product as a PCI bridge and PCI-to-UART interface. These attributes make it relevant to embedded systems, industrial controllers, data-acquisition equipment, multiport communication systems, and legacy PCI systems that require several serial ports. The 144-LQFP construction distinguishes the PI7C8954AFHE from single-channel UART transceivers such as MAX232DR or USB-to-UART devices such as CP2102N-A01-GQFN20R. Its defining advantage is integration: one PCI-to-quad-UART device consolidates four UART channels behind a single PCI host interface. The available source data does not expose detailed clocking, electrical, timing, or channel-level specifications, so those values should be confirmed against the manufacturer datasheet before design release. A typical integration places the bridge on a PCI host board, connects each UART channel to the required serial transceiver or logic-level interface, and routes power and ground carefully across the 144 leads. System designers must account for the available voltage domains, peripheral interface requirements, signal integrity, and thermal performance associated with the large LQFP package. The principal design consideration is verification: the supplied search results confirm the bridge function, four UART channels, 144-LQFP package, 20 mm by 20 mm body size, inventory, and one unit price, but they do not provide a complete manufacturer pin table or electrical limit table. Confirm pin assignments, operating voltages, PCI signaling details, UART baud-rate behavior, and power requirements against the authoritative datasheet before PCB routing or firmware development. This page consolidates verified distributor inventory, pricing, package information, interface classification, cross-reference findings, and practical implementation guidance. It clearly separates confirmed PI7C8954AFHE attributes from unverified details and avoids presenting unsupported substitutes as guaranteed drop-in replacements.

見積もり お問い合わせ
PI7C8958AFHE - PCI to Octal UART Bridge | Diodes Inc.
PI7C8958AFHE

PI7C8958AFHE - PCI to Octal UART Bridge | Diodes Inc.

Diodes Incorporated PI7C8958AFHE is an active PCI-to-UART interface bridge with eight UART channels, a 3.3 V and 5 V supply capability, and a 144-pin LQFP package measuring 20 mm by 20 mm. It is designed to bridge a PCI host bus to eight serial communications channels, placing legacy UART connectivity behind a PCI interface. The verified product data identifies the device as an octal PCI UART bridge and lists an operating temperature range of -40 °C to 85 °C. A PCI bridge is an interface controller that translates transactions between parallel expansion-bus protocols and peripheral-facing interfaces. The PI7C8958AFHE sits in the interface IC hierarchy as a PCI interface bridge, with the UART interface providing a practical expansion path for systems that need multiple serial ports. Its eight-channel arrangement can reduce the number of separate UART controller components required in multi-port equipment. The principal verified characteristics are PCI protocol support, a PCI-to-UART bridge function, eight UART channels, 3.3 V and 5 V supply operation, 10 mA supply current, and a 144-LQFP surface-mount package. The 144-pin package exposes substantially more interface and control signals than a conventional small-outline UART transceiver, making careful PCB layout and pin-level verification essential. Its 20 mm by 20 mm footprint is materially larger than common SOIC or MSOP interface packages. Technically, the PI7C8958AFHE is intended for embedded systems, industrial equipment, multiport servers, test systems, and other PCI-based products that require several UART channels. The octal architecture consolidates eight serial interfaces behind one PCI bridge, but designers must confirm PCI host compatibility, connector requirements, signal termination, operating-system support, and the complete datasheet pin assignment before production release. A key design consideration is that the listed 10 mA supply current should not be treated as a complete system power budget because regulator efficiency, I/O loading, and other board loads are not included. The 3.3 V and 5 V supply entries should also be validated against the device's detailed electrical tables before selecting rail voltage, decoupling, and interface-level components. Typical uses include industrial controller cards, communications appliances, embedded test equipment, and legacy-port expansion systems. Because no complete pin table, electrical limits, clocking details, UART configuration, PCI transaction behavior, or pricing schedule was present in the verified results, each missing item is identified explicitly rather than inferred. This page combines verified product identity, package information, sourcing links, and engineering-selection guidance without inventing unsupported electrical details.

見積もり お問い合わせ
PI7C9X110BNB - 32-Bit 66MHz PCI Bridge | Diodes Inc
PI7C9X110BNB

PI7C9X110BNB - 32-Bit 66MHz PCI Bridge | Diodes Inc

Diodes Incorporated PI7C9X110BNB is a PCIe-to-PCI non-transparent reversible bridge interface IC supporting a 32-bit PCI bus at 66 MHz in a 160-pin LFBGA package measuring 12 mm by 12 mm. It is designed to translate PCI Express traffic to conventional PCI transactions while providing reversible bridging between the two bus architectures. A PCI-to-PCI bridge is an interface semiconductor used to connect otherwise incompatible expansion buses. Within the hierarchy of interface ICs, bus bridges convert protocol, signaling, and transaction formats so that legacy PCI equipment can operate through a PCIe host system. This makes the PI7C9X110BNB relevant to industrial computers, embedded systems, test equipment, and legacy peripheral adapters that require PCI compatibility. The verified source information identifies the device as a 32-bit, 66 MHz PCI bridge with a reversible, non-transparent PCIe-to-PCI architecture. Its 160-LFBGA package provides a compact surface-mount implementation for multilayer PCB layouts. The 12 mm by 12 mm body and high pin count make controlled escape routing, uninterrupted power distribution, and careful thermal design essential during implementation. Because this is a high-speed bus bridge, signal integrity strongly influences system performance. Differential PCIe routing and clock distribution require a continuous reference plane, controlled impedance, minimized stub lengths, and appropriately placed termination and decoupling networks. The supplied source material confirms the bridge's bus width, operating frequency, architecture, and package, but it does not provide verified voltage values, pin assignments, power ratings, or complete timing tables. Typical use cases include PCI industrial controllers, embedded motherboard designs, data-acquisition systems, communications equipment, and legacy PCI expansion systems. The reversible bridge function can simplify system architecture when equipment must accommodate both PCIe hosts and PCI devices without maintaining separate processor interfaces. Its 66 MHz maximum PCI operating frequency supports legacy 32-bit PCI hardware in systems where higher-speed conversion is not required. Designers should begin with the manufacturer datasheet and device pinout rather than inferring BGA connectivity from the distributor listings. The BGA footprint requires appropriate escape routing, via structures, solder-mask and paste patterns, and thermal verification. Power and ground distribution must be designed around the device's verified supply requirements once those values are obtained from the datasheet. This page consolidates verified distributor and manufacturer information, distinguishes the PI7C9X110BNB from unverified functional equivalents, and adds package-aware replacement, comparison, and design guidance. It also identifies missing electrical and pin-level data explicitly so procurement and engineering decisions can proceed without fabricated specifications.

見積もり お問い合わせ
PI7C9X110BNBE - PCIe-to-PCI Bridge | Diodes Inc.
PI7C9X110BNBE

PI7C9X110BNBE - PCIe-to-PCI Bridge | Diodes Inc.

Diodes Incorporated PI7C9X110BNBE is a non-transparent PCI Express-to-PCI reversible bridge IC with a 32-bit, 66 MHz PCI interface, supplied in a 160-LFBGA package measuring 12 mm by 12 mm. It bridges a modern PCI Express system to a conventional PCI bus, allowing PCI devices and legacy subsystems to operate through a reversible, non-transparent interface rather than through a conventional host bridge. A PCI Express-to-PCI bridge is an interface controller that translates transactions between PCI Express and parallel PCI signaling. Within the semiconductor hierarchy, it belongs to interface ICs, bus bridges, and computer-interface silicon. A non-transparent bridge provides distinct address windows for the PCI side of the system, making it appropriate when the downstream PCI bus must remain identifiable and isolated from another host domain. The PI7C9X110BNBE provides a 32-bit PCI data path operating at 66 MHz. Its reversible architecture supports communication in either bridge direction, while the 160-LFBGA package provides a high pin count for the power, ground, and I/O requirements of a wide parallel bus interface. The package uses a 12 mm by 12 mm body and is intended for surface-mount PCB assembly. The device is identified as a PCI Express-to-PCI non-transparent reversible bridge by the manufacturer. Its primary engineering value is legacy PCI interoperability: it allows a PCI Express host system to retain access to conventional PCI-compatible peripherals without redesigning those peripherals around a newer host interface. This makes it relevant to industrial controllers, test equipment, embedded systems, and legacy expansion platforms that must combine PCIe connectivity with a 32-bit, 66 MHz PCI segment. Typical deployment places the bridge between a PCIe root complex and a downstream PCI bus. Board-level implementation requires careful routing of the 32-bit PCI data bus, address lines, control signals, reference clock, and power distribution. Although the device presents a high-speed serial PCIe side, the conventional PCI side contains many parallel signals whose length matching, return-path continuity, and termination strategy can materially affect signal integrity. For new designs, verify the bridge's electrical characteristics, reference-clock requirements, reset behavior, firmware-enumerated resources, operating-temperature limits, and package-specific layout constraints in the manufacturer datasheet. Confirm that the legacy PCI bus topology, device addressing, and software compatibility meet the system requirements before committing the 160-LFBGA layout to production. This page consolidates the known device identity, package, interface architecture, manufacturer documentation, distribution information, and practical implementation guidance. It also distinguishes verified drop-in replacements from related interface ICs that may serve different electrical or bus requirements.

見積もり お問い合わせ
PI7C9X111SLBFDE - PCIe to PCI Reversible Bridge | Diodes Incorporated
PI7C9X111SLBFDE

PI7C9X111SLBFDE - PCIe to PCI Reversible Bridge | Diodes Incorporated

The Diodes Incorporated PI7C9X111SLBFDE is a single-lane (x1) PCI Express to 32-bit/66 MHz PCI reversible bridge from the SlimLine family, packaged in a 128-pin LQFP (14x14 mm). It delivers forward and reverse bridging between a PCIe root complex and legacy PCI devices, making it a drop-in solution for industrial, embedded, and communications platforms that still require PCI peripherals. The part supports PCIe 1.1 (2.5 GT/s) and integrates clock power management, hot-plug, and active-state power management (ASPM). A PCI Express bridge is a protocol translation device that maps PCIe Transaction Layer packets onto the conventional PCI bus protocol (or vice versa), allowing legacy PCI silicon to be used on modern PCIe-only SoCs and chipsets. Within the broader taxonomy, this part sits in the hierarchy: PCIe bridge -> bridge IC -> interface IC -> integrated circuit -> semiconductor. Reverse bridging is a key differentiator, allowing a PCIe endpoint port to expose a PCI bus to legacy masters - a configuration not supported by cheaper one-way bridges. Key specifications include 32-bit/66 MHz PCI bus support, x1 PCIe link, 5.0 GT/s raw signaling rate on the PCI side, low-power operation via clock gating, and integrated reference clock. The 128-LQFP package exposes all PCI and PCIe signaling, including REQ_L/GNT_L, AD[31:0], C/BE_L[3:0], PERST#, REFCLK+, REFCLK-, and the standard JTAG/sideband pins. Strapping pins (TM1, REQ_L[3:2], REVRSB) configure polarity, clock power management, and PCI bus mode at PERST# de-assertion. Architecturally, the PI7C9X111SL uses a non-transparent or transparent transaction layer with on-chip buffering and arbitration. Forward and reverse modes share the same die; the only configuration difference is the REVRSB strapping pin and bridge-side register programming. Compared to a discrete PCIe PHY plus controller FPGA, the integrated solution saves board area and reduces BOM cost while meeting PCI-SIG compliance. Typical applications include legacy PCI card carriers on modern PCIe motherboards, industrial control backplanes, telecom baseband cards that still need PCI peripherals, medical imaging systems, and avionics/transportation platforms with long PCI lifecycles. It is commonly paired with PCIe-root SoCs such as NXP i.MX, Intel Atom-class processors, or Xilinx/Altera FPGAs that lack a native PCI host bus. When designing with the PI7C9X111SLBFDE, pay attention to the REFCLK routing (100 MHz differential, PCIe-compliant), the PERST# sequencing relative to the host and the device tree enumeration order, and the bulk-decoupling requirements on each VCC pin. Reverse mode also requires that the BIOS/firmware recognize the bridge as a PCI-to-PCIe bridge so legacy PCI resources are mapped correctly. This page synthesizes distributor pricing (as of 2026-10-09), drop-in same-package alternatives, and practical design notes not found on the Diodes marketing page - giving engineers one place to evaluate the bridge against PCI-SIG and application requirements.

見積もり お問い合わせ
PI7C9X111SLBFDE - PCIe-to-PCI Reversible Bridge | Diodes Inc
PI7C9X111SLBFDE

PI7C9X111SLBFDE - PCIe-to-PCI Reversible Bridge | Diodes Inc

The Diodes Incorporated PI7C9X111SLBFDE is a single-lane PCI Express (x1 PCIe) to PCI / PCI-X reversible bridge, packaged in a 128-pin LQFP (14x14 mm) with a 3.3V single supply. The device implements forward and reverse bridging between a x1 PCIe root complex / endpoint and a 32-bit, 33/66 MHz conventional PCI or 66 MHz PCI-X bus, enabling designers to extend the life of legacy PCI peripherals in modern PCIe-only platforms. A bridge IC (also called a PCI-to-PCI or PCIe-to-PCI bridge) is a protocol-translation device that connects two physically and electrically distinct bus segments. The PI7C9X111SL sits in the connectivity hierarchy as: bridge -> bus converter -> interface IC -> signal-conditioning semiconductor. It appears in systems that must glue a downstream legacy I/O controller (NIC, SCSI, industrial I/O, video capture) to an upstream host that no longer exposes a PCI bus, which is common after the industry migrated to PCIe-only chipsets around 2010-2015. Key electrical and functional features include a single 3.3V supply rail, integrated PHY for PCIe Gen1 (2.5 GT/s) and PCI/PCI-X bus interface logic, support for both forward (PCIe primary, PCI secondary) and reverse (PCI primary, PCIe secondary) bridge modes, configurable via strapping pins, and 32-bit datapath operation up to 66 MHz. The 128-LQFP package exposes a generous pin budget so designers can route full 32-bit PCI plus x1 PCIe plus sideband control signals without an internal serializer. The architecture is based on Diodes' (formerly Pericom) SlimLine PCIe-to-PCI bridge family, with on-chip transaction translation, posted write buffering, completion tracking, and standard PCI configuration space. Power consumption is optimized for embedded and add-in-card applications where a small footprint and low thermal dissipation are required. The part is qualified to operate over commercial temperature ranges suitable for embedded computing, networking, and industrial platforms. Typical applications include PCIe-mini-PCI adapter cards, industrial PCs with legacy PCI I/O, embedded systems migrating from PCI to PCIe hosts, networking line cards that still require PCI peripheral controllers, test and instrumentation backplanes, and POS / kiosk / medical platforms with long-life PCI peripherals. The reversible bridge mode also supports evaluation boards and protocol-analyzer use cases where the host side of a PCI design needs to be exposed as a PCIe endpoint. When designing with this device, pay close attention to the 3.3V rail decoupling (100 nF + 10 µF near the supply pins), PCIe AC-coupling capacitor placement on the transmit pair, and the strapping-pin configuration table for forward vs reverse mode selection. Reference clock routing and REFCLK+ / REFCLK- length matching must follow the PCIe CEM specification. Always verify the secondary PCI bus timing budget against the loaded PCI segment to avoid protocol violations at 66 MHz operation. This page synthesizes distributor pricing, same-package drop-in alternatives, application companion chips, and practical design notes not found in the manufacturer datasheet, giving engineers a single reference for board bring-up, sourcing, and second-source planning.

見積もり お問い合わせ
PI7C9X111SLBFDE - x1 PCIe-to-PCI Reversible Bridge | Diodes Inc
PI7C9X111SLBFDE

PI7C9X111SLBFDE - x1 PCIe-to-PCI Reversible Bridge | Diodes Inc

The Diodes Incorporated PI7C9X111SLBFDE is a SlimLine x1 PCI Express to 32-bit/66 MHz PCI reversible bridge housed in a 128-pin LQFP (14x14 mm) package. According to the Diodes product page, the part delivers high-performance forward and reverse bridging with very low power consumption and a small footprint, making it the latest addition to the PCI Express Bridge SlimLine family of solutions. Key headline specifications include: 32-bit/66 MHz PCI interface, x1 PCIe upstream port, reversible bridge architecture, and 128-LQFP (14x14) footprint. A PCI Express-to-PCI bridge is a specialized interface IC that converts transactions between the modern PCIe serial point-to-point protocol and the legacy parallel PCI bus, enabling legacy PCI cards (NICs, video capture, industrial I/O) to operate behind newer PCIe-only host chipsets. It sits within the broader taxonomy of interface ICs -> bus bridges -> protocol converters -> semiconductors, and is one of the few commercially active reversible bridge families in production. Compared with conventional PCIe-to-PCI bridges, the PI7C9X111SL adds bidirectional traffic support, allowing the legacy PCI device to expose memory or DMA windows to the PCIe host. Key features highlighted on the PI7C9X111SL datasheet include compliance with PCI Express Base Specification 1.1, 32-bit/66 MHz conventional PCI bus support, REQ/L[3:2]/REVRSB pin-strap configuration, and an optional Clock Power Management mode entered via TM1 strap. The bridge supports PME#, INTx, and conventional PCI interrupt/clock request signaling for legacy adapter passthrough. Its small-footprint 128-LQFP makes it attractive for embedded single-board computers and industrial backplanes with tight board real estate. The device uses a packetized split-transaction architecture to translate PCIe TLP packets into conventional PCI cycles, with internal buffering sized for the x1 link. The reversible bridge capability means the chip can also operate as a PCI-to-PCIe bridge (PCI primary side facing the host), which is uncommon and useful in adapter cards that need to expose a single PCIe endpoint while presenting legacy PCI bus timing upstream. Typical uses are industrial drive-in backplanes, retrofit board adapters that need to expose a single PCIe endpoint while presenting legacy PCI bus timing upstream, and embedded SBCs continuing to host legacy add-in cards. The 128-LQFP package supports a common load of 60 trailing-combe CTPs, enabling cost-effective board assembly. When designing with this part, ensure the upstream PCIe link is wired with proper AC coupling capacitors and 100-ohm differential impedance. The TM1 strap selection for Clock Power Management should be tied high or low through a 10k resistor at board level. The bridge requires a 100 MHz reference clock for the PCIe side and a PCI clock for the downstream bus - both must be present before PERST# de-assertion. This page synthesizes distributor pricing, drop-in alternatives from Diodes Incorporated and competitors, and practical design notes not consolidated in the manufacturer datasheet. Compliance status and parametric proximity have been cross-checked against DigiKey, Mouser, Octopart, and the Diodes product page.

見積もり お問い合わせ
PI7C9X111SLBFDEX - PCIe to PCI Reversible Bridge | Diodes Inc
PI7C9X111SLBFDEX

PI7C9X111SLBFDEX - PCIe to PCI Reversible Bridge | Diodes Inc

The Diodes Incorporated PI7C9X111SLBFDEX is a SlimLine x1 PCI Express to 32-bit/66 MHz PCI reversible bridge IC in a 128-pin LQFP (14x14 mm) package. It delivers high-performance, low-power transparent bridging between a PCIe x1 upstream port and a conventional 32-bit/66 MHz PCI bus, supporting both forward (PCIe-to-PCI) and reverse (PCI-to-PCIe) bridge operation. The part is supplied on Tape & Reel and is rated for industrial temperature operation. A PCIe-to-PCI bridge is a protocol-translating device that lets modern systems lacking a native PCI host controller still address legacy PCI cards, or conversely lets a legacy PCI host expose an endpoint to a PCIe root complex. Bridges like the PI7C9X111SLBFDEX sit in the interconnect hierarchy between the system root complex and the I/O subsystem, allowing product designers to extend the lifecycle of mature 32-bit/66 MHz PCI peripherals (data-acquisition cards, frame grabbers, industrial I/O) on newer PCIe-only CPUs, or to add PCIe endpoint capability to legacy PCI platforms. Key features include 32-bit/66 MHz PCI bus support, a single-lane (x1) PCIe interface, reversible bridge direction, very low power consumption, a small LQFP-128 footprint, and clock power management. The reversible architecture is enabled by pin strapping on the TM1 ball: when TM1 is strapped low, the part uses REQ_L[3:2] and REVRSB to invoke the Clock Power Management feature at PERST# de-assertion. The PI7C9X111SLBFDEX is part of Diodes' SlimLine PCIe bridge family, optimized for compact embedded designs. Typical applications include legacy PCI card migration onto PCIe-only host boards, industrial single-board computers, test and measurement backplanes, embedded vision and frame-grabber adapters, and reverse-bridge use cases where a legacy PCI host must communicate with a PCIe endpoint. The -EX suffix on the part number denotes the Tape & Reel packaging option. When designing with this device, pay close attention to PCIe reference-clock routing and AC-coupling capacitor placement, ensure PERST# timing complies with the PCIe CEM specification, and follow the datasheet's hot-plug and clock-power-management pin-strap recommendations. The part operates from a single 3.3 V supply. This page synthesizes distributor pricing, drop-in alternative analysis, and practical design notes for the PI7C9X111SLBFDEX that are not consolidated in the manufacturer datasheet, helping engineers evaluate sourcing and second-source options.

見積もり お問い合わせ
PI7C9X1172BLE - I2C/SPI to Dual UART Bridge Controller | Diodes Inc
PI7C9X1172BLE

PI7C9X1172BLE - I2C/SPI to Dual UART Bridge Controller | Diodes Inc

The Diodes Incorporated PI7C9X1172BLE is an I2C-bus/SPI to dual-channel high-performance UART bridge controller rated for data rates up to 33 Mbps, with 64-byte FIFO buffers and up to eight programmable general-purpose I/O pins, housed in a 28-pin TSSOP package (4.40 mm body width) and powered from 1.8 V, 2.5 V or 3.3 V supplies. A UART bridge controller is a serial interface IC that translates a short-reach, chip-to-chip serial protocol into one or more asynchronous serial links. The PI7C9X1172 places an I2C-bus or SPI host port on one side and two independent UART channels on the other, so a microcontroller, SoC or FPGA can add two RS-232/RS-485-style serial ports over a bus it already has. In the wider hierarchy it sits as an interface controller between the embedded processing domain and the communications domain, alongside transceivers, level shifters and protocol converters. Key features include dual UART channels operating up to 33 Mbps, 64-byte transmit and receive FIFOs per channel for host-burst tolerance, eight configurable GPIO that can be routed to interrupt or general use, and low operating and sleeping current for battery-powered designs. The I2C-bus interface is compliant with Standard-mode and Fast-mode specifications, and the SPI port offers an alternative host connection where higher clock rates or more pins are available. Architecturally the device separates a synchronous host-side protocol engine from the two independent UART receivers and transmitters, each with its own FIFO, baud-rate generator and framing control. This lets a single host port service two full-duplex serial links simultaneously, and it is why the part fits compact handheld and battery-operated equipment where board area, standby current and cost dominate the design trade-off. Typical applications include handheld POS and barcode terminals, industrial data-capture and test equipment, USB-to-dual-serial dongles, multifunction printers, and battery-powered portable instruments that need two legacy serial ports bridged onto an I2C or SPI host bus. When designing around this device, keep the I2C pull-ups sized for the bus capacitance and the fastest mode you intend to run, confirm that the host firmware can service both FIFO interrupts, and note that the eight GPIO pins are shared resources that must be assigned in the pin-multiplexing configuration. Provide local decoupling close to the supply pins and respect the level-shift requirements of any external RS-232 or RS-485 transceiver. This page consolidates the manufacturer interface specification, package and supply details, drop-in replacement options and applied design guidance in one place, giving engineers a faster path from part selection to a working schematic than the raw datasheet alone provides.

見積もり お問い合わせ
PI7C9X1172CLE - 33Mbps Dual UART Bridge | Diodes Incorporated
PI7C9X1172CLE

PI7C9X1172CLE - 33Mbps Dual UART Bridge | Diodes Incorporated

Diodes Incorporated PI7C9X1172CLE is an I2C-bus and SPI to dual-channel UART bridge controller capable of data rates up to 33 Mbps. It operates from 1.62 V to 3.63 V, provides up to eight programmable GPIO pins, and is packaged in a 28-pin TSSOP. The device also supports hardware and software flow control, automatic RS-485 direction control, fractional baud-rate generation, loopback self-test, soft reset, and a low-power mode. A protocol bridge is an interface IC that translates commands and data between unlike communication buses. The PI7C9X1172 belongs to the interface-controller hierarchy, connecting an I2C-bus or SPI controller on the host side to two independent UART channels on the peripheral side. This arrangement allows a compact embedded system to use a serial processor interface while supporting two conventional serial ports, RS-485 links, or other UART-based equipment. The PI7C9X1172's principal advantages include support for data rates as high as 33 Mbps, separate hardware and software flow-control mechanisms, and automatic control of RS-485 transmitter direction. Its eight programmable GPIO pins provide additional discrete digital signals without requiring a separate general-purpose I/O expander. A low-power operating mode is useful in battery-powered and handheld equipment where continuous high-speed operation would increase energy consumption. Internally, the controller supports fractional baud-rate generation, allowing the programmed UART baud rate to be represented more precisely than with integer-only divider schemes. Hardware flow control uses modem-control signals, while software flow control can be handled through the bridge protocol. Automatic RS-485 direction control simplifies half-duplex transceiver implementations by reducing the amount of host software required to manage the transmit and receive intervals. An internal loopback and self-test mode can assist board bring-up and fault isolation. Typical applications include industrial serial gateways, battery-powered data loggers, portable test equipment, RS-485 concentrators, embedded data-acquisition systems, and host adapters that must expose two UART channels through an I2C or SPI processor bus. These uses benefit from the device's combination of dual-channel UART connectivity, high supported data rate, programmable GPIO resources, and low-voltage operation. Designers should account for signal integrity, voltage levels, flow-control timing, and the electrical requirements of attached UART transceivers when assigning the device. The 28-TSSOP footprint supports compact PCB layouts, but the bridge cannot directly drive a long RS-485 cable; an appropriate line transceiver remains required. Review the manufacturer datasheet for the complete pin-description table, electrical limits, register definitions, and recommended application circuit before releasing a design. This product page combines the manufacturer's architecture and feature information with package details, interface-use guidance, practical design notes, and sourcing support for engineers evaluating the PI7C9X1172CLE. Use the Request a Quote form on this page for current commercial availability and lead-time information.

見積もり お問い合わせ
PI7C9X130DNDE - PCIe-to-PCI-X Reversible Bridge, 256-BGA | Diodes
PI7C9X130DNDE

PI7C9X130DNDE - PCIe-to-PCI-X Reversible Bridge, 256-BGA | Diodes

The Diodes Incorporated PI7C9X130DNDE is a PCIe-to-PCI-X reversible bridge controller packaged in a 256-ball PBGA measuring 17 x 17 mm, operating from 1.8 V and 3.3 V supply rails and specified over the industrial -40C to +85C temperature range. A PCI Express bridge is a bus-controller integrated circuit that translates transactions between the PCIe serial interconnect and the legacy parallel PCI/PCI-X bus. The PI7C9X130 belongs to the bus-controller and interface-controller product class inside the broader interface-IC and semiconductor hierarchy, and it is specifically designed to let a modern PCIe host platform retain connectivity to legacy PCI-X expansion cards, instrumentation, or industrial add-in modules without redesigning the host board. Key features include fully reversible operation, meaning the bridge can operate with PCIe as the primary side and PCI-X as the secondary side, or in the reverse configuration with PCI-X primary and PCIe secondary. The device supports a maximum payload size of up to 512 bytes, and it implements PCI Bus Power Management Specification Revision 1.1 and Advanced Configuration and Power Interface Specification Revision 2.0b, which allows the bridge to place the legacy secondary bus into a low-power state when no card is active. Architecturally, the PI7C9X130 is a transparent and non-transparent bridging solution: in transparent mode the bridge forwards traffic without modifying it, while in non-transparent mode it provides a subtractive decode path for legacy devices. Configuration register behavior is backward compatible with existing PCI bridge software and firmware, so host drivers and BIOS code written for earlier bridges run without modification for the original operation, which drastically reduces software porting effort on legacy industrial platforms. Typical applications include industrial PCI-X instrumentation and test equipment, migration of PCI-X mezzanine cards onto PCIe hosts, server and workstation legacy expansion support, embedded control systems with legacy peripheral cards, and telecom or medical platforms that must bridge an older PCI-X backplane to a modern processor fabric. When designing around this device, pay close attention to the power-rail sequencing of the 1.8 V and 3.3 V domains and to the fact that the bridge is listed as not recommended for new designs. For new platforms, evaluate current-generation PCIe-to-PCI-X or PCIe-to-PCI alternatives first, and reserve the PI7C9X130 for sustaining existing designs and certified legacy equipment. This page combines manufacturer specification data, lifecycle status, a parameter-by-parameter comparison table against the closest family members, and practical design guidance covering layout, power, and legacy-bus integration that engineers normally have to piece together from several documents.

見積もり お問い合わせ
PI7C9X2G404SLBFDE - 4-Port PCIe 2.0 Switch | Diodes
PI7C9X2G404SLBFDE

PI7C9X2G404SLBFDE - 4-Port PCIe 2.0 Switch | Diodes

Diodes Incorporated PI7C9X2G404SLBFDE is a 4-port, 4-lane PCI Express 2.0 packet switch in a 128-pin LQFP exposed-pad package. It supports two channels and is designed as a low-power, lead-free system component for embedded PCIe routing applications. The verified distributor data identifies it as a 4-port, 4-lane PCIe 2.0 packet switch; additional electrical characteristics were not supplied in the retrieved source set and are marked as required data below. A PCI Express packet switch is a semiconductor device that manages traffic between PCIe endpoints and a host or upstream port. It belongs to the packet-switch, interface-IC, and semiconductor hierarchies, using serialized high-speed lanes to distribute PCIe traffic among downstream devices. A four-port, four-lane configuration is useful when a system must consolidate storage, networking, graphics, or add-in-card connections behind a PCIe interface. The available data confirms four downstream ports, four lanes, PCIe 2.0 classification, two channels, a 128-pin LQFP package, and an exposed thermal pad. The package is identified as 14 x 14 mm by distributor data. The manufacturer description identifies embedded systems, Wi-Fi routers or gateways, printers, storage, combo cards, HBAs, and set-top systems as possible use cases. The switch is intended to provide a compact PCIe connectivity solution while keeping system power and board area under control. Its exact lane data rate, auxiliary voltage, operating temperature, reference-clock requirements, lane impedance, and electrical timing are not stated in the verified data, so those parameters remain explicitly unresolved rather than being inferred. PI7C9X2G404SLBFDE is suitable for board designs that require a PCIe switching function and a 128-pin LQFP land pattern. Design work should preserve the exposed-pad thermal and electrical requirements, validate the complete PCIe signal-integrity stack-up, and confirm pin-level functions against the manufacturer datasheet before layout release. This page consolidates verified distributor specifications, manufacturer product positioning, commercial availability information, and carefully qualified replacement findings. Because the provided evidence does not establish enough distinct pin-compatible devices, the alternatives section avoids padding the list with unsupported equivalents. For pricing, LCSC showed a starting price of $9.8100 and in-stock status in the retrieved results, while Mouser, DigiKey, Arrow, and other distributors provided listing or datasheet references. Pricing and availability should be reconfirmed at the time of purchase.

見積もり お問い合わせ
PI7C9X2G404SLQ - PCIe 2.0 4-Port Packet Switch AEC-Q100 | Diodes
PI7C9X2G404SLQ

PI7C9X2G404SLQ - PCIe 2.0 4-Port Packet Switch AEC-Q100 | Diodes

The Diodes Incorporated PI7C9X2G404SLQ is an automotive-compliant PCI Express 2.0 packet switch providing 4 ports over 4 lanes in a 128-pin LQFP (14x14 mm) package, qualified to AEC-Q100 and manufactured to meet lead (Pb)-free and green system requirements. A PCI Express packet switch is a switching fabric device that expands a single upstream PCIe root-port link into multiple downstream ports, allowing one host controller to communicate with several endpoints simultaneously. Within the system hierarchy, it sits between the PCIe controller (root complex) and endpoint devices, forming part of the interconnect layer of a computing or embedded platform alongside bridges and retimers. Key features of the PI7C9X2G404SLQ include its SlimLine low-power architecture, four-port/four-lane PCIe Gen2 topology, AEC-Q100 automotive qualification, and Pb-free green manufacturing. These attributes make it well suited to designs where lane count is limited but multiple PCIe endpoints must be supported, and where extended temperature and reliability requirements apply. Technically, the device belongs to the Pericom PI7C9X2G404SL packet-switch family (Diodes acquired Pericom Semiconductor). The SL (standard) and SLQ (automotive/qualified) variants share the same silicon architecture and SlimLine package; the SLQ variant is specifically characterized and qualified for automotive deployment. Compliance with the PCI Express Base Specification enables interoperability with standard root complexes and endpoints without custom drivers. Typical applications include automotive infotainment and telematics platforms, Wi-Fi routers and gateways, embedded industrial systems, storage controllers, HBAs, combo cards, and printers, where a cost-effective PCIe fan-out is required. A key design consideration: confirm lane allocation across the four downstream ports, since the device provides four lanes total; heavily loading one port with all four lanes starves the remaining ports. Verify power budget and reference-clock distribution per the manufacturer datasheet. This page synthesizes verified manufacturer data, drop-in alternatives, application guidance, and practical design notes not found in a single datasheet or distributor listing.

見積もり お問い合わせ
PI7C9X3G1224GPAHFCE - PCIe Gen3 12-Port 24-Lane Switch | Diodes
PI7C9X3G1224GPAHFCE

PI7C9X3G1224GPAHFCE - PCIe Gen3 12-Port 24-Lane Switch | Diodes

The Diodes Incorporated PI7C9X3G1224GPAHFCE is a PCI Express (PCIe) Gen3 packet switch supporting 24 lanes of 8 Gb/s Gen3 SERDES in flexible port configurations from 3 ports up to 12 ports, housed in a 324-ball H-FCBGA (19 x 19 mm) package shipped in tray form (84 pieces per tray). A PCIe packet switch is a switching fabric device that connects a root complex or upstream host port to multiple downstream endpoints, arbitrating and routing PCIe transaction-layer packets between ports. Within the system hierarchy, it sits at the fabric level of the PCIe architecture - above individual endpoint controllers and below the root complex - and is a key building block of server, storage, and expansion platforms that need more PCIe connectivity than a host CPU natively provides. Key features of the PI7C9X3G1224GP family include the flexible tile-based port architecture, where a basic cell called a tile consists of 8 ports and 16 lanes for Tile 0, allowing variable lane-width allocation per port; support for the PCIe Gen3 data rate of 8 GT/s per lane; and 24 total lanes that can be aggregated into wide ports (x4, x8) or split into narrow ports (x1, x2) depending on system topology requirements. Technically, the switch implements the full PCIe packet routing engine: it decodes TLP headers, performs address-based routing in the switch's internal hierarchy of virtual PCI-to-PCI bridges, and manages link training, equalization, and lane reversal on each SERDES interface. The architecture allows the flexible port configuration by allocating variable lane width for each port, so designers can tailor fan-out without changing silicon. Typical applications include server expansion backplanes, NVMe SSD storage controllers with multiple drive bays, PCIe expansion chassis, industrial host adapter cards, and communications platforms aggregating multiple endpoint cards onto a single host root port. When designing with this device, verify the port-to-lane mapping of the chosen package option against your board topology, and plan the power delivery and SERDES layout (controlled-impedance differential pairs, AC coupling, reference clock distribution) early, since 24 Gen3 lanes place significant demands on stackup and trace budget. This page synthesizes distributor availability data, drop-in alternatives within the PI7C9X3G1224GP family, and practical design notes not found in a single manufacturer datasheet.

見積もり お問い合わせ
PI7C9X3G816GP - 8-Port 16-Lane PCIe 3.0 Switch | Diodes
PI7C9X3G816GP

PI7C9X3G816GP - 8-Port 16-Lane PCIe 3.0 Switch | Diodes

The Diodes Incorporated PI7C9X3G816GP is a PCI Express Gen 3 packet switch that supports 16 lanes of Gen3 SERDES in flexible 2-port, 3-port, 4-port, 5-port and 8-port configurations, housed in a 324-ball HFCBGA (19x19 mm) package. A PCIe packet switch is an interface fabric device that sits in the PCI Express hierarchy between a root complex and multiple endpoints. It expands a single upstream PCI Express link into several downstream links, forwarding TLPs (Transaction Layer Packets) between ports based on address routing. Within the system hierarchy, a packet switch belongs to the PCI Express interconnect family: root complex to switch to endpoints, enabling fan-out expansion for storage controllers, network interface cards, and host adapters without saturating the host root port. Key features of the PI7C9X3G816GP include PCI Express Gen3 (8 GT/s) SERDES with 16 lanes total, flexible lane-width allocation per port, and support for 2-port through 8-port partitioning. This flexibility allows a single PCB design to address multiple SKU tiers: a 2-port x8 design for storage, or an 8-port x2 fan-out for dense backplanes. The switch implements standard PCI Express packet-switch functions including non-posted and posted transaction forwarding. Technically, the device integrates high-speed Gen3 SERDES blocks with receiver equalization and transmitter de-emphasis required for reliable 8 GT/s operation over backplane-length channels, while the switch fabric performs cut-through packet routing with address-based and ID-based forwarding per the PCI Express Base Specification. Typical applications include NVMe SSD storage systems, server expansion backplanes, industrial host adapter cards, and networking line cards where a host PCIe Gen3 root port must serve multiple endpoints. Design consideration: allocate one configuration strap set and verify lane-width partitioning early, since flexibly partitioned ports share the fixed 16-lane SERDES pool and the chosen partition determines ball usage. This page synthesizes datasheet facts, drop-in family alternatives, application guidance, and design notes not consolidated in the manufacturer datasheet.

見積もり お問い合わせ
PI7C9X752FAE - Dual UART with 64-Byte FIFO | Diodes Inc.
PI7C9X752FAE

PI7C9X752FAE - Dual UART with 64-Byte FIFO | Diodes Inc.

Diodes Incorporated PI7C9X752FAE is a high-performance dual UART interface controller with a 1.62 V to 3.6 V supply-voltage range, a 64-byte FIFO, IrDA 1.1 support, and a 48-pin TQFP package measuring 7 mm by 7 mm. The device combines two independent UART channels with buffered serial-data handling in a surface-mount package suitable for compact embedded communication systems. A UART, or universal asynchronous receiver-transmitter, is a serial interface that converts parallel digital data into framed asynchronous serial signals and reverses that process on reception. Within the interface-controller hierarchy, a UART controller can include FIFO buffering, modem-control signaling, interrupt handling, and IrDA-compatible support. The PI7C9X752FAE is therefore positioned as a multi-channel communications IC rather than a general-purpose logic device or standalone transceiver. The verified defining features are its dual-channel architecture, 1.62 V to 3.6 V operating range, 64-byte FIFO, and IrDA 1.1 capability. A FIFO helps decouple the host processor from temporary variations in serial traffic by buffering received or transmitted characters. The 1.62 V minimum operating voltage also makes the controller suitable for low-voltage embedded systems, provided that the attached processor, transceiver, and external circuitry use compatible logic levels. The PI7C9X752FAE is listed as an RS485 controller, IrDA 1.1, and UART interface device. These functions make it relevant to systems that need multiple asynchronous serial channels, whether for external data acquisition, industrial equipment, infrared data links, or communications between a host controller and peripheral ICs. Because the verified data does not expose the complete register map, clock configuration, electrical timing limits, or pin assignments, those details must be checked in the manufacturer datasheet before final circuit design. Typical implementation places the controller beside one or more external interface devices. One UART channel may connect to an RS-485 transceiver for a longer-distance industrial bus, while the other supports point-to-point serial equipment or an IrDA-compatible peripheral. The controller does not itself replace the physical-layer transceiver for RS-485 or infrared signaling, so appropriate external hardware remains necessary for those links. Designers should confirm logic thresholds, peripheral clocking, interrupt requirements, and the manufacturer-recommended input and output capacitance before layout. Decoupling connections should be short, and the 7 mm by 7 mm TQFP footprint requires careful assembly planning because its 48 leads provide less routing space than a larger package. Signal-routing and grounding practices should also separate the controller's digital interfaces from external transceiver return paths. This page consolidates the verified distributor descriptions, package information, interface functions, and availability evidence for PI7C9X752FAE. It also distinguishes confirmed capabilities from unavailable specifications, helping engineers evaluate the dual-UART controller before requesting the authoritative datasheet and committing the 48-TQFP footprint to a PCB design.

見積もり お問い合わせ
PI7C9X752FAEX Dual UART with 64-Byte FIFO | Diodes
PI7C9X752FAEX

PI7C9X752FAEX Dual UART with 64-Byte FIFO | Diodes

Diodes Incorporated PI7C9X752FAEX is a high-performance dual UART controller with a 1.62 V to 3.6 V operating supply range, two 64-byte FIFO channels, IrDA 1.1 support, and RS-485 controller functionality in a 48-pin TQFP package measuring 7 mm by 7 mm. The device consolidates two independent UART channels and their receive/transmit buffering within one surface-mount package. A UART, or universal asynchronous receiver/transmitter, is an interface controller that converts parallel data from a processor into serial information and receives serial data in parallel form. Within the hierarchy of interface ICs, a dual UART controller sits between a host processor and external communication equipment. Its FIFO buffers help decouple short data bursts from host interrupts, while IrDA support provides compatibility with infrared communication links and the RS-485 controller function supports balanced differential communication designs. The PI7C9X752FAEX operates from 1.62 V through 3.6 V, making it appropriate for low-voltage embedded systems. Each UART has a 64-byte FIFO according to the device description. The 48-TQFP package provides a substantial pin count for two channels, external interface connections, control signals, and power connections, while its 7 mm by 7 mm body accommodates high-density PCB layouts without using a very large package. The device combines two UART channels in one package, reducing the component count and board area required for dual-port serial communication. A host processor can use the controller for console management, data acquisition, peripheral connectivity, industrial equipment, and embedded control systems. Its low-voltage range is compatible with contemporary 3.3 V digital systems, although systems operating below 1.62 V require suitable level translation or a different interface controller. PI7C9X752FAEX is suited to applications involving two serial ports, including industrial control panels, RS-485 equipment, infrared data links, test systems, and embedded communications modules. When implementing an RS-485 network, the controller's logic interface should be paired with an appropriate external transceiver because the integrated RS-485 controller function does not replace the isolation, drive, and receive functions of a physical transceiver. PCB design should provide a low-impedance ground plane, short supply connections, and decoupling close to the device. Confirm the manufacturer's pin-description table and recommended external-component network before routing the serial signals. Correct signal-level conversion, termination, grounding, and transceiver selection are essential for dependable communication over longer cables or noisy industrial environments. This product summary combines the manufacturer-listed electrical attributes, package information, interface capabilities, and application-oriented design guidance. It also distinguishes the PI7C9X752FAEX from similar UART devices that use a different package or lack equivalent IrDA and RS-485 controller functions, helping engineers assess PCB compatibility before committing to a replacement.

見積もり お問い合わせ
PI7C9X754FCE - 4 UART with 64-Byte FIFO | Diodes Incorporated
PI7C9X754FCE

PI7C9X754FCE - 4 UART with 64-Byte FIFO | Diodes Incorporated

Diodes Incorporated PI7C9X754FCE is a quad UART interface IC with four independently controlled UART channels, each containing a 64-byte transmit and receive FIFO. It operates from 1.62 V to 3.6 V, includes 5 V tolerant serial inputs, and supports Intel or Motorola data-bus interface selection. The device is packaged in a 64-LQFP 10 x 10 mm package for compact embedded serial-interface designs. A UART, or universal asynchronous receiver-transmitter, is a communication controller that converts parallel data from a host processor into serial data and converts received serial data back into a parallel format. The PI7C9X754FCE belongs to the UART interface IC, interface controller, and clock-and-timing interface hierarchy, providing four channels in one package and reducing board area compared with four discrete UART devices. Key features include a 16C550-compatible register set, independent control of each UART, transmit and receive FIFO level counters, and programmable transmit and receive FIFO trigger levels for interrupt or DMA-driven operation. The 64-byte FIFO buffers help absorb bursts of serial traffic while the host processor is busy, reducing the probability of receiver overrun and improving software flow-control flexibility. The PI7C9X754FCE can be configured for RS485 Controller and IrDA 1.1 use according to distributor product information. The Intel/Motorola bus selection allows compatibility with different processor interfaces, while the programmable FIFO trigger levels support interrupt-driven or DMA-based data movement. These features make the device suitable for multi-channel embedded systems where four UART resources must share limited host I/O. Typical applications include industrial serial hubs, POS terminals, test equipment, printers, modems, multiport communications modules, and embedded control systems. The low 1.62 V to 3.6 V operating range is appropriate for modern 3.3 V digital systems, while 5 V tolerant serial inputs simplify interfaces to legacy equipment. Care is still required when connecting external signals because tolerance applies to the specified serial inputs, not necessarily every control pin. For robust PCB implementation, place the device close to the protected connector or transceiver pins, route serial traces away from clocks and switching-power nodes, and validate input levels, termination, grounding, and system-level RS485 or IrDA requirements. This page combines verified manufacturer and distributor information, pricing references, replacement analysis, and practical design guidance beyond a raw datasheet parameter list.

見積もり お問い合わせ
PI7C9X754FCEX - 4-Channel UART Controller | Diodes Incorporated
PI7C9X754FCEX

PI7C9X754FCEX - 4-Channel UART Controller | Diodes Incorporated

The Diodes Incorporated PI7C9X754FCEX is a four-channel UART controller with a 1.62 V to 3.6 V core supply range, 64-byte transmit and receive FIFOs, and a 64-LQFP 10 x 10 mm package. It also accepts 5 V-tolerant serial inputs, supports IrDA 1.1 operation, and provides a host interface compatible with Intel or Motorola bus conventions. A UART is a Universal Asynchronous Receiver/Transmitter, a serial-interface controller that converts parallel data from a processor into framed serial transmissions and converts received serial data into parallel data. The PI7C9X754 belongs to the broader hierarchy of interface controllers, communication ICs, and semiconductors. Its four independent channels let one controller manage multiple serial links while sharing a host data bus and interrupt interface. The PI7C9X754FCEX uses 16C550-compatible registers, giving firmware a familiar programming model. Each UART includes 64-byte transmit and receive FIFOs, FIFO level counters, and programmable transmit and receive trigger levels. Those trigger levels support interrupt-driven transfers or DMA operation, reducing the need for the host processor to service every received byte individually. The controller supports both Intel and Motorola data-bus interfaces, allowing it to operate with processors using either timing convention. It also provides automatic wake-up following a sleep mode, making it useful in systems that periodically suspend peripheral activity to reduce power consumption. Its 1.62 V to 3.6 V operating range supports low-voltage embedded systems while the 5 V-tolerant serial inputs broaden interface flexibility. Typical uses include industrial control panels, multiport data acquisition systems, instrument controllers, embedded test equipment, and communications modules requiring several UART channels. The device is particularly suitable when one processor must service multiple RS485, RS232, IrDA, or other serial links while maintaining orderly FIFO flow control and interrupt handling. PCB design should preserve the manufacturer's recommended power and ground layout, place decoupling capacitors close to the supply pins, and provide clean high-speed digital routing. The UART is a digital interface IC rather than a power semiconductor, so thermal operating considerations are centered on supply dissipation and signal integrity rather than a safe operating area graph. This product page organizes the controller's core electrical characteristics, interface functions, application guidance, and practical design considerations into one engineering reference. It also clarifies the distinctions among FIFO behavior, bus compatibility, low-voltage operation, and 5 V-tolerant inputs when evaluating this device for a new multi-channel serial design.

見積もり お問い合わせ
PI7C9X754FFE - Quad UART with 64-Byte FIFO | Diodes Incorporated
PI7C9X754FFE

PI7C9X754FFE - Quad UART with 64-Byte FIFO | Diodes Incorporated

The Diodes Incorporated PI7C9X754FFE is a quad UART interface IC with four UART channels and a 64-byte FIFO, supplied in an 80-pin LQFP package measuring 12 mm by 12 mm. Its listed interface features include RS485 controller support and IrDA 1.1 compatibility, making it a consolidation-oriented device for systems that need multiple serial communication channels in one package. A UART, or universal asynchronous receiver/transmitter, is a serial interface controller that converts parallel data into framed serial signals and receives framed serial data in parallel form. Within the broader semiconductor hierarchy, a quad UART belongs to the interface IC family, which sits under integrated circuits and supports communication between processors, transceivers, sensors, and peripheral equipment. Four integrated channels can reduce component count and simplify firmware resource allocation compared with separate single-channel UART devices. The PI7C9X754FFE's defining verified features are its four UART channels, 64-byte FIFO buffer, RS485 controller capability, IrDA 1.1 support, and 80-LQFP surface-mount package. The FIFO helps decouple received-byte processing from the serial receiver, reducing the amount of immediate data-handling required by the host processor. This is particularly useful where several ports receive bursts of data or where deterministic interrupt servicing is important. The 80-pin LQFP provides the physical lead count needed for four full-featured UART channels. Pin assignment, logic levels, electrical limits, clock requirements, flow-control features, and exact supported data rates were not included in the verified source snippets and must be confirmed in the manufacturer datasheet before schematic capture or PCB routing. Typical uses include industrial serial concentrators, multi-port instrumentation, embedded control equipment, RS485-connected sensor nodes, and IrDA-capable short-range infrared links. The device is also appropriate for test and measurement systems that expose several asynchronous serial ports through a common controller. Designers should verify pin multiplexing, interrupt topology, peripheral clock requirements, and FIFO behavior in the datasheet before finalizing the PCB. Logic-level compatibility, RS485 transceiver selection, line termination, and isolation must also be confirmed against the external circuitry rather than assumed from the UART controller specification. This page consolidates verified distributor product information, package and feature details, purchasing data, application guidance, and substitution constraints. Because the supplied evidence does not identify a verified pin-to-pin replacement, the alternatives section does not present unverified same-package parts as drop-in options.

見積もり お問い合わせ