EP2A25F672C9N vs EP2A25F672ES 比較
詳細な並列比較: EP2A25F672C9N メーカー: Intel および EP2A25F672ES メーカー: Altera。主要仕様、電気的特性、パッケージ、ライフサイクルステータス、価格、在庫状況を比較して、設計要件に最適な部品を判断してください。
仕様比較
| パラメータ | EP2A25F672C9N | EP2A25F672ES |
|---|---|---|
| ブランド | Intel | Altera |
| カテゴリ | FPGA & CPLD | FPGA & CPLD |
| ライフサイクル状態 | Obsolete | Obsolete |
| 在庫状況 | In Stock | In Stock |
| 単価（USD） | $195.00 | $198.00 |
| Family | APEX II | APEX II |
| Logic Elements / Cells | 24320 | — |
| System Gates | Approx. 900000 | — |
| Maximum User I/O | 492 | — |
| Operating Frequency | 236 MHz | — |
| Core Supply Voltage (VCCINT) | 1.425 V to 1.575 V (nominal 1.5 V) | — |
| Process Technology | 0.15 µm all-layer copper, up to 8 metal layers | 0.15 µm CMOS |
| パッケージ | 672-ball FineLine BGA (F672), 27 × 27 mm, 1.00 mm pitch | 672-ball FC-FBGA |
| 実装タイプ | Surface Mount (BGA) | — |
| Seated Height (max) | 2.100 mm | — |
| Propagation Delay | 2.23 ns | — |
| Logic Family | CMOS | — |
| 動作温度 | 0 °C to +85 °C (commercial, C9 grade) | — |
| I/O Standards Supported | LVTTL, LVCMOS, PCI, GTL+, SSTL-2/3, LVDS, LVPECL, PCML, HyperTransport | — |
| LVDS Data Rate | Up to 1 Gbps (True-LVDS) | — |
| Configuration Interface | Serial / Parallel PROM, JTAG, passive parallel (enhanced) | — |
| Embedded Memory | Enhanced System Blocks (ESBs) for dual-port RAM | — |
| Design Software | Quartus II (v5.1 or later) | — |
| RoHS ステータス | Compliant (per distributor listings) | Compliant |
| Logic Elements | — | 24,320 |
| Maximum Gates | — | 900,000 |
| Embedded System Blocks (ESBs) | — | 24 |
| Maximum Embedded RAM | — | 1.4 Mbit |
| Maximum User I/O Pins | — | 492 |
| Core Voltage | — | 1.5 V |
| Maximum System Clock Frequency | — | 500 MHz |
| Number of PLLs | — | 4 |
| I/O Banks | — | 16 |
| Supported I/O Standards | — | LVTTL, LVCMOS, PCI, LVDS, LVPECL, HSTL |
| Configuration Mode | — | Serial / Parallel / JTAG |
| 動作温度範囲 | — | [DATA_NEEDED: operating temperature range] |