EP910PC30T vs EP910PC-20T 比較

詳細な並列比較: EP910PC30T メーカー: Altera および EP910PC-20T メーカー: Altera。主要仕様、電気的特性、パッケージ、ライフサイクルステータス、価格、在庫状況を比較して、設計要件に最適な部品を判断してください。

仕様比較

パラメータ EP910PC30T EP910PC-20T
ブランド Altera Altera
カテゴリ FPGA & CPLD FPGA & CPLD
ライフサイクル状態 Obsolete Unknown
在庫状況 In Stock In Stock
単価(USD) $8.85 $8.70
Family Altera Classic EPLD Classic EPLD
Device Series EP910 —
Number of Macrocells 24 —
Number of I/O Pins 24 —
Number of Dedicated Inputs 12 —
Maximum Product Terms 240 —
Propagation Delay (tPD) 30 ns —
Maximum Clock Frequency (fMAX) 33.3 MHz —
Supply Voltage (VCC) 5 V (4.75 V to 5.25 V) —
Process Technology CMOS —
Programmable Logic Architecture PAL-type sum-of-products, EPLD —
パッケージ 24-pin PDIP (PC) —
実装タイプ Through-Hole (THT) —
動作温度 [DATA_NEEDED: operating temperature range] [DATA_NEEDED: operating temperature range]
Speed Grade -30 (30 ns tPD) 20 ns
Programming Technology EPROM (OTP in plastic package, UV-erasable in windowed package) —
RoHS ステータス [DATA_NEEDED: RoHS compliance status] unknown
ピン数 24 —
Device Type — EPLD
Fabrication Technology — CMOS
Logic Integration — 300 to 900 usable gates
Logic Emulation — 100% TTL emulation
Application Function — High-speed, low-power logic integration
Programmable Device Class — Erasable programmable logic device
Device Family — Altera Classic EPLD Family
Package Code — PC
Package Pin Count — [DATA_NEEDED: package pin count]
Package Dimensions — [DATA_NEEDED: package dimensions]
電源電圧 — [DATA_NEEDED: operating supply voltage]
I/O Count — [DATA_NEEDED: I/O count]
Internal Logic Capacity — 300 to 900 usable gates
Supported Logic Integration — Multiple PAL- and GAL-type devices
Programming Interface — [DATA_NEEDED: programming interface]
Programming Voltage — [DATA_NEEDED: programming voltage]
Mounting Technology — [DATA_NEEDED: mounting technology]
REACH Status — unknown
AEC-Q100 Qualification — not_applicable
Lead-Free Status — unknown
Halogen-Free Status — unknown

データシート&リソース

すべての製品を閲覧 BOMを作成 見積もり依頼