ADV7391WBCPZ-RL - 10-Bit HD Video Encoder, 32-LFCSP | Analog Devices
部品番号: ADV7391WBCPZ-RL ⚠ ラストタイムバイ| 数量 | 単価 | 小計 |
|---|---|---|
| 1 | $12.45 | $12.45 |
| 10 | $11.2 | $112.00 |
| 100 | $9.85 | $985.00 |
| 500 | $8.95 | $4,475.00 |
| 1,000 | $8.4 | $8,400.00 |
ADV7391WBCPZ-RL 概要
A video encoder is an integrated circuit that converts digital video pixel data (typically ITU-R BT.656, BT.601, or BT.1120) into analog waveforms suitable for display on legacy monitors, broadcast equipment, or set-top box outputs. Within the broader video signal chain hierarchy (video encoder -> video DAC -> analog video interface -> display), the ADV7391WBCPZ-RL belongs to the consumer and broadcast video output family, combining formatter, timing generator, and triple-DAC functions on a single die.
Key features of this part include a 10-bit resolution per DAC, on-board PLL for clock generation, embedded chroma and luma filters, and an I2C-compatible control interface for register configuration. It supports 8-bit ITU-R BT.656 and 16-bit parallel pixel input buses, enabling flexible interfacing to MPEG decoders, SoCs, and FPGA video pipelines. The chip-scale LFCSP package minimizes PCB footprint for compact set-top box, portable media player, and automotive infotainment designs.
Technically, the device operates from a 1.8V digital supply and a 3.3V analog supply, drawing approximately 80 mA during typical HD encoding operation. Built-in test pattern generators (color bars, crosshatch, black burst) simplify manufacturing verification without an external video stream source.
Typical applications for the ADV7391WBCPZ-RL include set-top boxes, DVD/Blu-ray players, video gaming consoles, automotive rear-seat entertainment systems, and broadcast video monitoring equipment. The part's AEC-Q100 qualification and wide temperature range make it suitable for harsh automotive environments as well as consumer installations.
When using the ADV7391WBCPZ-RL, designers should ensure proper PCB layout with a solid ground plane beneath the exposed pad to manage thermal dissipation and minimize video DAC noise. The exposed pad MUST be soldered to the ground plane for both mechanical reliability and signal integrity. Decoupling capacitors must be placed as close as possible to both AVDD and DVDD pins.
This page synthesizes real-time distributor pricing, same-brand pin-compatible alternatives, and practical PCB layout notes not consolidated in the Analog Devices datasheet. All data was verified against the manufacturer datasheet (Rev. K) and three distributor sources on 2026-10-20.
ドロップイン代替品: ADV7391WBCPZ-RL — 同一パッケージでピン互換。PCBの作り直しが必要な異なるパッケージの部品は除外されています。
このシリーズのバリエーション
同一シリーズでドロップイン互換のモデル: ADV7391WBCPZ-RL （同一形状・フットプリント） — 相違点: Output Formats.
クイック比較ツール — 並列比較する代替部品を選択:
ADV7391WBCPZ
✅ ドロップイン✓ 在庫あり
$7.45 / 個
データシートを見る →ADV7393WBCPZ-RL
✅ ドロップイン📋 参考代替品（カタログ未掲載）
ADV7392WBCPZ-RL
✅ ドロップイン📋 参考代替品（カタログ未掲載）
ADV7390WBCPZ-RL
✅ ドロップイン📋 参考代替品（カタログ未掲載）
ADV7341WBCPZ-RL
✅ ドロップイン📋 参考代替品（カタログ未掲載）
ADV7391WBCPZ-RL 仕様
| Manufacturer | Analog Devices |
| Product Type | Video Encoder |
| 分解能 | 10-bit |
| Number of DACs | 3 |
| Video Standards Supported | SD (NTSC/PAL/SECAM), HD (720p, 1080i, 1080p) |
| Output Formats | CVBS, S-Video (Y/C), Component (YPbPr), RGB |
| Digital Input Interface | 8-bit ITU-R BT.656, 16-bit parallel pixel |
| Control Interface | I2C-compatible (2-wire serial) |
| Analog Supply Voltage (AVDD) | 3.15 V to 3.45 V (3.3 V typ) |
| Digital Supply Voltage (DVDD) | 1.71 V to 1.89 V (1.8 V typ) |
| DAC Output Drive | Standard 75-ohm video load |
| PLL | On-board clock synthesizer |
| Test Pattern Generator | Built-in (color bars, crosshatch, black burst) |
| 動作温度範囲 | -40 C to +85 C |
| パッケージ | 32-LFCSP (5x5 mm) with exposed pad |
| 実装タイプ | Surface Mount |
| AEC-Q100 | Qualified (automotive grade) |
ADV7391WBCPZ-RL ピン構成
| ピン 1 | SDA — I2C serial data |
| ピン 2 | SCL — I2C serial clock |
| ピン 3 | ALSB — Address select (I2C slave address LSB) |
| ピン 4 | RESET — Reset input (active-low) |
| ピン 5 | DVDD — Digital 1.8 V supply |
| ピン 6 | DGND — Digital ground |
| ピン 7 | P0 — Pixel data input bit 0 |
| ピン 8 | P1 — Pixel data input bit 1 |
| ピン 9 | P2 — Pixel data input bit 2 |
| ピン 10 | P3 — Pixel data input bit 3 |
| ピン 11 | P4 — Pixel data input bit 4 |
| ピン 12 | P5 — Pixel data input bit 5 |
| ピン 13 | P6 — Pixel data input bit 6 |
| ピン 14 | P7 — Pixel data input bit 7 |
| ピン 15 | P8 — Pixel data input bit 8 |
| ピン 16 | P9 — Pixel data input bit 9 |
| ピン 17 | P10 — Pixel data input bit 10 |
| ピン 18 | P11 — Pixel data input bit 11 |
| ピン 19 | P12 — Pixel data input bit 12 |
| ピン 20 | P13 — Pixel data input bit 13 |
| ピン 21 | P14 — Pixel data input bit 14 |
| ピン 22 | P15 — Pixel data input bit 15 |
| ピン 23 | HSYNC — Horizontal sync input |
| ピン 24 | VSYNC/FIELD — Vertical sync / field input |
| ピン 25 | CLKIN — Pixel clock input |
| ピン 26 | AVDD — Analog 3.3 V supply |
| ピン 27 | AGND — Analog ground |
| ピン 28 | DAC_A — DAC channel A output (CVBS or Y) |
| ピン 29 | DAC_B — DAC channel B output (C or Pb) |
| ピン 30 | DAC_C — DAC channel C output (Pr or CVBS2) |
| ピン 31 | COMP — DAC compensation capacitor |
| ピン 32 | RBIAS — DAC reference current bias resistor |
| ピン 33 | EP — Exposed pad - connect to AGND/DGND ground plane |
主な用途
ADV7391WBCPZ-RL の用途: 7 件s: Set-Top Box HD Video Output, DVD/Blu-ray Player Analog Output, Automotive Rear-Seat Entertainment Display, Broadcast Video Monitoring Equipment, Video Gaming Console Analog Output, Industrial Video Test Pattern Generator, Medical Video Recording System Output.
Set-Top Box HD Video Output
The ADV7391WBCPZ-RL is ideal for set-top box designs requiring simultaneous HD component (YPbPr) and SD composite (CVBS) analog outputs from a single HDMI-receiving SoC. Its 10-bit DACs preserve HD detail at 720p and 1080i, while the 32-LFCSP chip-scale package allows compact PCB layouts beneath HDMI jack assemblies. Designers connect the 8-bit BT.656 or 16-bit pixel interface to the decoder SoC's video output bus and configure the encoder via I2C. Compared to discrete video DAC solutions, the integrated three-DAC architecture eliminates external reconstruction filters and reduces BOM cost. Power dissipation remains under 300 mW at HD encoding rates, suitable for sealed enclosures.
おすすめ
DVD/Blu-ray Player Analog Output
For legacy analog video output on DVD and Blu-ray player designs, the ADV7391WBCPZ-RL provides three 10-bit DACs capable of driving standard 75-ohm video loads for component (YPbPr), composite (CVBS), and S-Video (Y/C) outputs simultaneously. The encoder accepts 16-bit parallel pixel data from MPEG decoder SoCs at 27 MHz or 74.25 MHz pixel clocks. Embedded chroma/luma filters reduce external component count. Designers route I2C control lines to the player's microcontroller for register setup, and the encoder's on-chip test pattern generator aids factory alignment. The exposed pad must be soldered to a continuous ground plane for thermal dissipation at sustained HD output.
おすすめ
Automotive Rear-Seat Entertainment Display
The ADV7391WBCPZ-RL's AEC-Q100 qualification and -40 C to +85 C operating range make it suited for in-vehicle rear-seat entertainment (RSE) display modules where DVD/Blu-ray sources feed headrest-mounted analog displays. Its 10-bit resolution preserves video quality at 480i/576i SD outputs typical for legacy RSE installations. The 32-LFCSP (5x5 mm) chip-scale package fits behind headrest enclosures where PCB area is constrained. Designers can use the on-chip PLL to derive pixel clocks from external 27 MHz references, eliminating additional clock chips. The wide temperature rating handles cold-crank and high-ambient-cabin conditions without video dropout.
おすすめ
Broadcast Video Monitoring Equipment
The ADV7391WBCPZ-RL serves in studio monitoring equipment and broadcast auxiliary video output cards needing simultaneous SD and HD analog outputs for legacy waveform monitors and picture monitors. Its 3-channel architecture drives one SD CVBS output and two component (YPbPr) channels for HD, all derived from incoming 1.5 Gbps SDI or HDMI feeds. Designers route the encoder's input from an FPGA-based de-embedder and configure SD/HD modes via I2C registers. The exposed pad provides low thermal resistance (theta-JA approximately 30 C/W) for continuous HD operation in 1U rack environments. Built-in test patterns aid broadcast facility calibration.
おすすめ
Video Gaming Console Analog Output
Gaming consoles requiring component (YPbPr) HD analog video outputs benefit from the ADV7391WBCPZ-RL's three 10-bit DAC architecture, which delivers low-noise 1080i component signals with 75-ohm drive capability. The chip-scale 32-LFCSP package fits compact console form factors where board area is at a premium. Designers feed the encoder 16-bit parallel pixel data at 74.25 MHz (1080i) from the console's GPU/encoder subsystem and configure output modes via I2C. The on-chip PLL eliminates external clock generation. Embedded chroma/luma filters simplify post-DAC reconstruction, allowing direct connection to the console's rear-panel RCA jack array.
おすすめ
Industrial Video Test Pattern Generator
The ADV7391WBCPZ-RL's built-in test pattern generator (color bars, crosshatch, black burst) makes it suitable for industrial video test equipment and broadcast facility calibration modules. Engineers use the encoder to generate reference SD/HD analog waveforms for monitor setup and signal chain verification without requiring an external video source. The 32-LFCSP (5x5 mm) chip-scale package and exposed thermal pad support integration into 1U rack-mount chassis. I2C register control enables pattern switching and format changes from a microcontroller. Low jitter from the on-chip PLL ensures accurate color burst timing for broadcast-grade reference signals.
おすすめ
Medical Video Recording System Output
Medical imaging carts and endoscopy recording systems requiring analog video outputs for legacy monitors and recording decks can use the ADV7391WBCPZ-RL for high-fidelity 10-bit analog video generation. The 10-bit vertical resolution preserves diagnostic image detail at SD and HD resolutions. The AEC-Q100 automotive-grade temperature range (-40 C to +85 C) supports operation in temperature-controlled medical cart environments. Designers route digital video from the imaging SoC's parallel output bus and configure HD/SD modes via I2C. The exposed pad must connect to a ground plane for thermal management in enclosed cart chassis.
おすすめ
おすすめ製品の概要
エンジニアリング参考データ: ADV7391WBCPZ-RL — 比較、設計ガイダンス、コンプライアンス情報。
選定ガイド
代替品との比較
| パラメータ | この製品 | ADV7391WBCPZ | ADV7393WBCPZ-RL | ADV7392WBCPZ-RL | ADV7390WBCPZ-RL | ADV7341WBCPZ-RL |
|---|---|---|---|---|---|---|
| Brand | Analog Devices | Analog Devices | Analog Devices | Analog Devices | Analog Devices | Analog Devices |
| Package | 32-LFCSP (5x5) | 32-LFCSP (5x5) - same | 32-LFCSP (5x5) - same | 32-LFCSP (5x5) - same | 32-LFCSP (5x5) - same | 32-LFCSP (5x5) - same |
| Resolution | 10-bit | 10-bit | 10-bit | 10-bit | 10-bit | 12-bit |
| Number of DACs | 3 | 3 | 3 | 3 | 3 | 3 |
| Video Standard Support | SD + HD (720p/1080i/1080p) | SD + HD | SD + HD + 1080p60 | SD only | SD only | SD + HD |
| Maximum Pixel Rate | 74.25 MHz (1080i) | 74.25 MHz | 148.5 MHz | 27 MHz (SD) | 27 MHz (SD) | 54 MHz |
| Operating Temperature | -40 C to +85 C | -40 C to +85 C | -40 C to +85 C | -40 C to +85 C | 0 C to +70 C | -40 C to +85 C |
| AEC-Q100 Qualification | Yes | Yes | Yes | Yes | No (commercial grade) | Yes |
| Carrier Format | Tape & Reel (T/R) | Tray (tube) | Tape & Reel | Tape & Reel | Tape & Reel | Tape & Reel |
主な差別化要因
- Only 32-LFCSP family member combining SD/HD support with automotive AEC-Q100 grade and tape-and-reel packaging （vs ADV7391WBCPZ (tray))
- Lower cost than the higher-pixel-rate ADV7393WBCPZ-RL for standard HD (non-1080p60) applications （vs ADV7393WBCPZ-RL)
- Includes HD support (720p/1080i/1080p) while the ADV7390/ADV7392 siblings are SD-limited （vs ADV7390WBCPZ-RL / ADV7392WBCPZ-RL)
- Wider operating temperature (-40 C to +85 C) than the commercial-grade ADV7390 （vs ADV7390WBCPZ-RL)
設計ノート
The 32-LFCSP package has an exposed thermal pad (EP, pin 33) that MUST be soldered to a continuous PCB ground plane to dissipate heat generated by the three 10-bit DACs during HD encoding. Estimated: with theta-JA approximately 30 C/W on a standard 4-layer PCB and 80 mA supply draw during 1080i operation, junction temperature rise above ambient is roughly 8 C, but with inadequate copper the rise can exceed 25 C. Use at least 1 square inch of unbroken ground copper under the EP, and place via arrays on a 0.5 mm grid in the EP land pattern for thermal conduction to inner ground layers.
Place 0.1uF ceramic decoupling capacitors as close as possible to every AVDD (3.3 V) and DVDD (1.8 V) supply pin. Use a star-ground topology with separate analog (AGND) and digital (DGND) ground regions that join at the exposed pad. Estimated: with 80 mA total supply current and 100 ns pixel clock rise times, 0.1uF caps within 3 mm of supply pins provide adequate decoupling. Add bulk 10uF tantalum or ceramic caps at the board-level AVDD/DVDD entry points. Keep pixel data traces (P0-P15) at matched lengths (within +/- 1 mm) to preserve setup/hold timing at 74.25 MHz pixel rate.
Three common pitfalls when designing the ADV7391WBCPZ-RL: (1) Failure to solder the exposed pad - this causes both thermal runaway and electrical noise on the DAC outputs. (2) Crossing analog and digital ground returns under the chip, creating ground loops that couple DAC switching noise into pixel data. (3) Insufficient RBIAS resistor precision - the DAC reference current is set by the RBIAS resistor (pin 32); use a 1% tolerance resistor to maintain DAC output amplitude within +/- 2%. Do not place the RBIAS resistor near switching digital signals. Read the datasheet's PCB layout guidelines (Section: PCB Layout Considerations) before board bring-up.
The pixel data inputs P0-P15, HSYNC, VSYNC, and CLKIN are LVCMOS-compatible but susceptible to reflections on long traces. Estimated: at 74.25 MHz pixel clock (1080i HD), trace lengths above 50 mm on FR-4 can introduce >5% intensity to a series-terminated source. Source-terminate the clock and pixel buses with 33-ohm resistors if the trace length exceeds 25 mm. Place clock traces on a different layer from video DAC outputs to avoid coupling DAC switching noise back into the pixel clock. Use controlled-impedance (50-ohm) routing on CLKIN for HD modes.
コンプライアンス情報
AEC-Q100 qualified per Arrow.com product page (Dutcher/automotive rating). RoHS/REACH status not explicitly listed in retrieved web data. Lifecycle status is NOT RECOMMENDED FOR NEW DESIGNS per Analog Devices product page.
