EP3SE50F484I4L vs EP3SE50F484I4LN 비교

다음의 상세 나란히 비교: EP3SE50F484I4L 제조: Intel 및 EP3SE50F484I4LN 제조: Intel. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EP3SE50F484I4L EP3SE50F484I4LN
브랜드 Intel Intel
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 최종 구매 Obsolete
재고 상태 In Stock In Stock
단가 (USD) $1,290.00 $895.00
Family Stratix III E Stratix III E
Logic Elements (LE) 47,500 47,500
Logic Array Blocks (LABs) 1,900 1,900
Adaptive Logic Modules (ALMs) [DATA_NEEDED: ALM count] —
Embedded Memory 5,760 Kbit (5.625 Mbit) 5.76 Mbit (estimated from 47.5K LE family)
Embedded Multipliers (18x18) 384 —
Maximum User I/O 296 —
Maximum Core Clock 717 MHz (per third-party listing) —
Speed Grade 4 (slowest) —
동작 온도 범위 Industrial (I): -40C to +100C junction —
Process Node 40 nm CMOS 65 nm
패키지 484-ball FCBGA (FBGA-484) 484-ball FBGA (FineLine BGA)
실장 유형 Surface Mount (BGA) —
공급 전압 Multiple rails: core 0.9V, I/O 1.2V-3.3V (per Stratix III handbook) —
Configuration Method Quartus II / EPCS serial / parallel —
Lead-Free (Pb-free) Yes (L suffix) —
RoHS 상태 Compliant Compliant (LN suffix indicates lead-free)
MSL 레벨 MSL3 (per JEDEC J-STD-020, typical for FBGA-484) —
User I/O Count — 296
Core Voltage (VCCINT) — 0.9 V
Auxiliary Voltage (VCCAUX) — 1.1 V
I/O Voltage (VCCIO) — 1.2 V / 1.5 V / 1.8 V / 2.5 V / 3.0 V (bank-dependent)
Pin/Pitch — 484 balls, 1.0 mm pitch
동작 온도 — -40C to +100C (industrial I4 grade)
Configuration — SRAM-based (external flash/EPCS required)
Lead-Free — Yes (LF / N suffix indicates lead-free)
Transceivers — 0 (F484 package does not include transceiver banks)
PLL Count — Up to 12 (estimated for Stratix III E family)
DSP Blocks (18x18 Multipliers) — [DATA_NEEDED: DSP block count]
Design Tool — Quartus II (legacy, support via Altera/Intel subscription)

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청