EPM3128ATC100-10N vs EPM3128ATC100-5 비교

다음의 상세 나란히 비교: EPM3128ATC100-10N 제조: Altera 및 EPM3128ATC100-5 제조: Intel. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EPM3128ATC100-10N EPM3128ATC100-5
브랜드 Altera Intel
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 NRND Obsolete
재고 상태 In Stock In Stock
단가 (USD) $5.20 $15.43
Family MAX 3000A CPLD - MAX 3000A
Product Type CPLD (Complex Programmable Logic Device) —
Macro Cells 128 —
Usable Gates 2500 2,500
Number of I/O 80 —
Logic Elements / Blocks 8 LABs (16 macrocells each) —
Propagation Delay (tPD) 10 ns —
Maximum Internal Frequency (fMAX) 98 MHz —
Supply Voltage VCCINT 3.3 V —
I/O Bank Voltage VCCIO 3.3 V or 2.5 V (selectable) —
Configuration Memory CMOS EEPROM (non-volatile, instant-on) —
In-System Programming IEEE Std. 1532-compliant ISP via JTAG —
패키지 100-pin TQFP (14 x 14 x 1.0 mm) 100-pin TQFP (Fine Line)
동작 온도 0 °C to +70 °C (commercial) 0 °C to 70 °C (Commercial)
실장 유형 Surface Mount Surface Mount
RoHS 상태 Compliant [DATA_NEEDED: RoHS status]
Lead-Free Yes —
MSL 레벨 3 (per JEDEC J-STD-020) —
Series — MAX 3000A
Macrocells — 128
User I/Os — 80
Dedicated Inputs — 4
Pin-to-Pin Delay (tpd) — 5 ns (commercial); 7.5 ns
Maximum Frequency (fCNT) — 192.3 MHz
Supply Voltage (VCCINT/VCCIO) — 3.3 V
Output Drive Voltage — 2.5 V or 3.3 V (programmable)
Input Tolerance — 2.5 V, 3.3 V, 5.0 V tolerant
Program Memory Type — EEPROM
In-System Programmability — Yes, IEEE Std. 1532 compliant
JTAG Boundary Scan — Yes, IEEE Std. 1149.1
Logic Family — CMOS
Process Technology — CMOS EEPROM

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청