EPM3128ATC100-7 vs EPM3128ATI100-10 비교

다음의 상세 나란히 비교: EPM3128ATC100-7 제조: Intel 및 EPM3128ATI100-10 제조: Altera. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EPM3128ATC100-7 EPM3128ATI100-10
브랜드 Intel Altera
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 Obsolete 활성
재고 상태 In Stock In Stock
단가 (USD) $9.20 $8.40
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) CPLD (Complex Programmable Logic Device)
Macro Cells 128 128
Typical Gates 2500 —
User I/Os 80 80
Logic Elements / LABs 4 Logic Array Blocks (LABs) [DATA_NEEDED: LAB count]
Propagation Delay (tPD) 7.5 ns —
Counter Frequency (fCNT) 129.9 MHz up to 227.3 MHz
Supply Voltage (VCCINT) 3.3 V 3.3 V
I/O Voltage Tolerance 5.0 V tolerant inputs —
Programming Technology EEPROM (non-volatile, in-system programmable) —
ISP Standard IEEE Std. 1532 (JTAG) —
패키지 100-pin TQFP, 14x14 mm, 0.5 mm pitch TQFP-100 (1.0 mm pitch, 14x14 mm)
동작 온도 0C to +70C (Commercial) -40 °C to +85 °C (industrial)
Speed Grade -7 (fastest grade in family) —
Process Technology CMOS EEPROM CMOS EEPROM
RoHS 상태 [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS status -10 suffix historically Pb-free; -10N suffix is lead-free]
Lead-Free [DATA_NEEDED: lead-free status] —
Usable Gates — 2,500
Pin-to-Pin Delay (tPD) — 10 ns
MultiVolt I/O Levels — 5.0 V / 3.3 V / 2.5 V compatible
Programmability — EEPROM, 3.3 V in-system (JTAG)
Open-Drain Output Option — Yes (per I/O pin)
Boundary-Scan (JTAG) — IEEE 1149.1 compliant
실장 유형 — Surface Mount

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청