EPM5064JC1 vs EPM5064JI-1 비교

다음의 상세 나란히 비교: EPM5064JC1 제조: Altera 및 EPM5064JI-1 제조: Intel. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EPM5064JC1 EPM5064JI-1
브랜드 Altera Intel
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 Obsolete NRND
재고 상태 In Stock In Stock
단가 (USD) $1.05 $3.40
Family MAX 5000 MAX 5000
Device Type CPLD / EPLD (Erasable PLD) EPLD (Erasable Programmable Logic Device)
Macrocells 64 64
Logic Array Blocks (LABs) 4 —
Usable Gates 1.25K —
Maximum Operating Frequency (fCNT) 62.5 MHz —
External Clock Input (max) 50 MHz —
I/O Pins 28 —
Dedicated Inputs 7 —
Total Inputs 36 (28 I/O + 7 dedicated + 1 clock) —
Operating Voltage (VCC) 5 V —
Program Type EPROM (one-time programmable, UV-erasable) —
Process Technology CMOS CMOS, UV-erasable
패키지 44-pin PLCC (J-Lead) 68-pin PLCC (windowed ceramic)
Operating Temperature (JC suffix) 0°C to +70°C (commercial) —
Supply Current (ICC) [DATA_NEEDED: ICC maximum] —
RoHS 상태 unknown [DATA_NEEDED: not stated in provided data]
Lead-Free Status unknown —
User I/O Pins — [DATA_NEEDED: user I/O count from datasheet]
Logic Elements — [DATA_NEEDED: total logic elements]
Propagation Delay (tPD) — [DATA_NEEDED: combinational tPD from datasheet]
공급 전압 — 5 V
동작 온도 — [DATA_NEEDED: commercial vs industrial grade temp range]
Speed Grade — JI-1 (commercial, -10/-12/-15 family)
Programmability — UV-erasable (windowed package)
Data Retention — 25 years (per MAX 5000 datasheet)
실장 유형 — Surface Mount

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청