EPM7256SQC208-7N vs EPM7256SQC208-10 비교
다음의 상세 나란히 비교: EPM7256SQC208-7N 제조: Altera 및 EPM7256SQC208-10 제조: Intel. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.
Intel
EPM7256SQC208-10 - MAX 7000S CPLD, 256 Macrocells, 10ns, 208-PQFP | Intel
EPM7256SQC208-10 Obsolete사양 비교
| 파라미터 | EPM7256SQC208-7N | EPM7256SQC208-10 |
|---|---|---|
| 브랜드 | Altera | Intel |
| 카테고리 | FPGA & CPLD | FPGA & CPLD |
| 수명 주기 상태 | Obsolete | Obsolete |
| 재고 상태 | In Stock | In Stock |
| 단가 (USD) | $27.20 | $11.20 |
| Family | MAX 7000S | — |
| Device Type | CPLD (Complex Programmable Logic Device) | CPLD (Complex Programmable Logic Device) |
| Macrocells | 256 | 256 |
| Usable Gates | 5,000 | 5,000 |
| Logic Array Blocks (LABs) | 16 | 16 |
| User I/O Pins | 164 | — |
| Speed Grade | -7 (7.5 ns pin-to-pin) | — |
| Maximum Frequency | 128.2 MHz | — |
| Supply Voltage (VCC) | 5 V | — |
| Technology | CMOS EEPROM | — |
| Configuration Memory | Non-volatile EEPROM (no external config needed) | — |
| 패키지 | 208-pin PQFP (Plastic Quad Flat Pack) | 208-pin PQFP (SQC208) |
| 실장 유형 | Surface Mount | Surface Mount |
| 동작 온도 | Commercial (0C to +70C) | 0C to +70C (commercial) |
| JTAG Interface | IEEE 1149.1 boundary-scan (ISP capable) | — |
| Minimum DC Input Voltage | -0.5 V | — |
| Input Undershoot Tolerance | -2.0 V for <100 mA, <20 ns | — |
| RoHS 상태 | Compliant (N suffix = lead-free) | [DATA_NEEDED: RoHS compliance status] |
| Pin-to-Pin Delay (tPD) | 7.5 ns | — |
| Open-Drain Output | Optional per I/O pin | — |
| Series | — | MAX 7000S |
| Number of I/O Pins | — | 164 |
| Propagation Delay (tPD) | — | 10 ns |
| Counter Speed (fCNT) | — | Up to 175.4 MHz |
| Programmable Technology | — | EEPROM (in-system programmable) |
| JTAG Support (IEEE 1149.1) | — | Yes |
| PCI Compliance | — | PCI Local Bus Specification 2.2 compliant |
| MSL 레벨 | — | 3 (168 hours) |