ADC1613S105HN-C18 - 16-bit 105Msps 1-Ch ADC | Renesas
부품 번호: ADC1613S105HN-C18 ✓ 활성| 수량 | 단가 | 합계 |
|---|---|---|
| 1 | $38.5 | $38.50 |
| 10 | $35.2 | $352.00 |
| 100 | $31.75 | $3,175.00 |
| 500 | $28.4 | $14,200.00 |
| 1,000 | $25.9 | $25,900.00 |
ADC1613S105HN-C18 개요
A pipelined ADC is a member of the high-speed converter family that resolves an analog sample through a cascade of low-resolution flash stages, producing one conversion per clock cycle after a fixed pipeline latency. Pipelined ADCs sit between successive-approximation (SAR) converters, which are typically sub-1 Msps, and flash ADCs, which are fast but power-hungry. They are the workhorse topology for communications, test instrumentation, and software-defined radio where 12-16 bits of resolution at 80-250 Msps is required.
Key specifications include 16-bit resolution, 105 Msps maximum sample rate, a JESD204A serial digital interface (1 lane), and operation from a 1.8V analog supply plus 3.3V driver supply. The pipelined core delivers excellent spurious-free dynamic range and signal-to-noise ratio across the Nyquist band; the device is specified for -40C to +85C operation and the -C18 suffix indicates the production-grade packaging variant.
The integrated JESD204A link layer eliminates the dozens of LVDS data pairs a 16-bit, 105 Msps parallel ADC would otherwise require, replacing them with a single high-speed serializer lane. This reduces FPGA I/O usage, eases PCB routing density, and provides deterministic multi-device synchronization through the link's SYSREF-style framing primitives, simplifying multi-channel capture systems.
Typical applications include software-defined radio receivers, multi-channel cellular base-station digitizers, ultrasound beamforming front ends, radar signal processing, and high-speed data acquisition for automated test equipment. The single-channel architecture suits direct-conversion or IF-sampling receiver chains where one wideband converter digitizes an entire signal block.
When designing in this device, maintain a clean analog ground return and isolate the analog 1.8V rail from the digital 3.3V driver supply with ferrites or separate LDOs. Aggressive PCB layout with impedance-controlled JESD204A traces is required because the link runs at multi-Gbps line rates; refer to the JESD204A hardware-design guide for trace length matching.
This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical design notes that go beyond the manufacturer datasheet.
What is an analog-to-digital converter (ADC)? An ADC is a semiconductor device that samples a continuous-time analog signal at a defined clock rate and outputs a discrete digital code representing each sample amplitude. ADC bit resolution determines quantization granularity (a 16-bit converter yields 65536 codes per sample), while sample rate in Msps dictates the usable input bandwidth (up to half the sample rate per Nyquist). Converters such as this ADC1613S105HN-C18 serve as the boundary between the analog RF/IF domain and the digital signal-processing domain in modern communication, instrumentation, and imaging systems.
드롭인 대체품: ADC1613S105HN-C18 — 동일 패키지, 핀 호환. PCB 재작업이 필요한 다른 패키지 부품은 제외됩니다.
이 시리즈의 변형
다음과 드롭인 호환되는 동일 시리즈 모델: ADC1613S105HN-C18 (동일 폼 팩터 및 풋프린트) — 차이점: Package, Input Type, Resolution, RoHS Status, Output Interface.
빠른 비교 도구 — 나란히 비교할 대체 부품을 선택하십시오:
ADC1613D105HN-C18
✅ 드롭인✓ 재고 있음
$22.95 / 개
데이터시트 보기 →ADC1613S125HN-C18
✅ 드롭인 ⚠️ 사양 미검증✓ 재고 있음
$22.4 / 개
데이터시트 보기 →ADC1410S105HN-C1
✅ 드롭인✓ 재고 있음
$17.8 / 개
데이터시트 보기 →ADC1413S105HN-C18
✅ 드롭인 ⚠️ 사양 미검증📋 참조 대체품 (카탈로그에 없음)
ADC1010S105HN/C1:5
✅ 드롭인✓ 재고 있음
$9.62 / 개
데이터시트 보기 →ADC14DS105CISQE/NOPB
✅ 드롭인✓ 재고 있음
$24.95 / 개
데이터시트 보기 →ADC1613S105HN-C18 최대 정격 & 전기적 특성
| Part Number | ADC1613S105HN-C18 |
| Manufacturer | Renesas Electronics |
| 분해능 | 16 bit |
| Number of Channels | 1 |
| Sample Rate | 105 Msps |
| Architecture | Pipelined |
| Digital Interface | JESD204A (serial, 1 lane) |
| Input Type | Differential analog input |
| Supply Voltage - Analog | 1.8 V |
| Supply Voltage - Digital | 3.3 V |
| 동작 온도 범위 | -40C to +85C |
| 패키지 | 32-VFQFPN / 32-HVQFN (exposed pad) |
| 실장 유형 | Surface Mount |
| Subcategory | High-speed pipelined ADC |
| RoHS 상태 | Compliant |
ADC1613S105HN-C18 핀 구성
| 핀 1 | AINP — Differential analog input (positive) |
| 핀 2 | AINN — Differential analog input (negative) |
| 핀 3 | VCM — Common-mode voltage output |
| 핀 4 | VREF — Voltage reference decoupling |
| 핀 5 | AVDD1P8 — 1.8V analog supply |
| 핀 6 | AGND — Analog ground |
| 핀 7 | CLK+ — Differential clock input (positive) |
| 핀 8 | CLK- — Differential clock input (negative) |
| 핀 9 | AGND — Analog ground |
| 핀 10 | AVDD1P8 — 1.8V analog supply |
| 핀 11 | NC — Not connected |
| 핀 12 | NC — Not connected |
| 핀 13 | DRVDD3P3 — 3.3V digital driver supply |
| 핀 14 | DRVGNDP — Digital driver ground (positive serializer) |
| 핀 15 | DOUTP — JESD204A serial data output (positive) |
| 핀 16 | DOUTN — JESD204A serial data output (negative) |
| 핀 17 | DRVGNDN — Digital driver ground (negative serializer) |
| 핀 18 | DRVDD3P3 — 3.3V digital driver supply |
| 핀 19 | SYNCP — JESD204A synchronization input (positive) |
| 핀 20 | SYNCN — JESD204A synchronization input (negative) |
| 핀 21 | DVDD1P8 — 1.8V digital core supply |
| 핀 22 | DGND — Digital ground |
| 핀 23 | RESETN — Active-low reset |
| 핀 24 | PDN — Active-low power-down |
| 핀 25 | SCLK — SPI serial clock |
| 핀 26 | SDIO — SPI serial data I/O |
| 핀 27 | CSN — SPI chip-select (active low) |
| 핀 28 | SDO — SPI serial data output |
| 핀 29 | NC — Not connected |
| 핀 30 | NC — Not connected |
| 핀 31 | NC — Not connected |
| 핀 32 | NC — Not connected |
일반적인 애플리케이션
ADC1613S105HN-C18 적합 용도: 6 애플리케이션s: Software-Defined Radio (SDR) Receiver, Cellular Base Station Digitizer, Ultrasound Beamforming Front End, Radar Signal Processing, Automated Test Equipment (ATE), High-Speed Data Acquisition Systems.
Software-Defined Radio (SDR) Receiver
The ADC1613S105HN-C18 suits SDR receivers because its 16-bit resolution and 105 Msps sample rate provide adequate dynamic range for IF sampling of cellular and broadband waveforms. The JESD204A interface delivers samples directly to a host FPGA at multi-Gbps line rate, eliminating the parallel LVDS routing that would otherwise consume dozens of FPGA pins. Placed after the analog IF mixer, the converter digitizes a 50 MHz IF bandwidth with SNDR high enough for demodulation by software DSP chains, and the single-channel architecture is appropriate when one ADC services one receive antenna chain.
추천
Cellular Base Station Digitizer
In multi-standard cellular base stations, the ADC1613S105HN-C18 digitizes observation receivers and antenna monitoring paths where 16-bit dynamic range and 105 Msps support LTE and 5G NR signal capture. Its JESD204A interface synchronizes cleanly with other JESD204A converters via the link's deterministic framing, a critical feature for multi-antenna systems. The 32-VFQFPN exposed pad allows adequate heat dissipation at full 105 Msps sampling, while the 1.8V analog / 3.3V digital supply split matches standard base-station power trees fed by LDO plus switching converters.
추천
Ultrasound Beamforming Front End
The ADC1613S105HN-C18 is well-matched to ultrasound beamforming front ends where each transducer channel requires a dedicated high-dynamic-range converter upstream of digital beamforming. Its 105 Msps sample rate comfortably covers 40 MHz transducer harmonics while the 16-bit resolution preserves the dynamic range needed for harmonic imaging modes. Multi-channel systems arrange many ADC1613S105HN devices with their JESD204A outputs synchronized to a host FPGA, and the 32-VFQFPN footprint allows dense PCB layouts. Power consumption is moderate enough that 64-128 channel arrays remain thermally feasible on a single board.
추천
Radar Signal Processing
In radar receivers, the ADC1613S105HN-C18 digitizes IF outputs of the mixer stage where 16-bit resolution preserves target-vs-clutter dynamic range and 105 Msps sample rate supports the IF bandwidths typical of surveillance and weather radar. The converter's pipelined architecture delivers one conversion per clock cycle with deterministic latency, simplifying range-bin alignment across multiple synchronized receive channels. JESD204A framing primitives help achieve the precise timing alignment radar signal processing demands, and the 32-VFQFPN exposed pad handles thermal dissipation at continuous full-speed operation.
추천
Automated Test Equipment (ATE)
Automated test equipment benefits from the ADC1613S105HN-C18's 16-bit 105 Msps performance in digitizer cards used for waveform capture and signal analysis. The single-channel architecture is cost-appropriate where one converter drives each input port of a multi-slot ATE mainframe, while JESD204A connection to an FPGA backplane simplifies the test chassis layout. The pipelined converter delivers low spurious content critical for spectral purity tests on RF components, and 105 Msps supports direct sampling of up to ~50 MHz sine-wave or pulsed waveforms with adequate waveform fidelity.
추천
High-Speed Data Acquisition Systems
Multi-channel data acquisition systems for industrial test, vibration analysis, and laboratory instrumentation can deploy the ADC1613S105HN-C18 to provide per-channel 16-bit, 105 Msps digitization with JESD204A delivery into an FPGA pre-processor. The exposed-pad 32-VFQFPN allows compact PCB card design and the converter's specified operating range of -40C to +85C supports industrial and outdoor instrument environments. Multiple ADC1613S105HN devices synchronize through shared JESD204A SYSREF-style framing, while the silicon itself maintains low spurious content critical for vibration and acoustic emission analysis where dynamic range directly determines measurement precision.
추천
추천 제품 요약
엔지니어링 참조 데이터: ADC1613S105HN-C18 — 비교, 설계 지침 및 규정 준수 정보.
선택 가이드
대체품과의 비교
| 파라미터 | 이 제품 | ADC1613D105HN-C18 | ADC1613S125HN-C18 | ADC1410S105HN-C1 | ADC1413S105HN-C18 | ADC1010S105HN/C1:5 | ADC14DS105CISQE/NOPB |
|---|---|---|---|---|---|---|---|
| Manufacturer | Renesas Electronics | Renesas Electronics | Renesas Electronics | Renesas Electronics | Renesas Electronics | Renesas Electronics | Texas Instruments |
| Package | 32-VFQFPN (32-HVQFN) | 32-VFQFPN - same | 32-VFQFPN - same | 32-VFQFPN - same | 32-VFQFPN - same | 32-VFQFPN - same | 32-WQFN - same QFN family |
| Resolution | 16 bit | 16 bit | 16 bit | 14 bit | 14 bit | 10 bit | 14 bit |
| Channels | 1 | 2 (dual-channel) | 1 | 1 | 1 | 1 | 2 (dual-channel) |
| Sample Rate | 105 Msps | 105 Msps | 125 Msps | 105 Msps | 105 Msps | 105 Msps | 105 Msps |
| Digital Interface | JESD204A (serial, 1 lane) | JESD204A | JESD204A | JESD204A | JESD204A | JESD204A | JESD204A/B (serial) |
| Architecture | Pipelined | Pipelined | Pipelined | Pipelined | Pipelined | Pipelined | Pipelined |
| Lifecycle / Status | Active | Active | Active | Active | Active | Active | Active |
주요 차별점
- 16-bit resolution vs Texas Instruments dual-channel alternative (vs ADC14DS105CISQE/NOPB)
- 105 Msps sample rate matches cellular IF bandwidth needs (vs ADC1610S125HN-C1)
- Same-package dual-channel upgrade path within Renesas family (vs ADC1613D105HN-C18)
설계 노트
Estimated: layout the analog input network as close to AINP/AINN as physically possible, using a fully differential microstrip or stripline pair terminated at the ADC pins. Provide a VCM bypass capacitor on pin 3 (typically 0.1 uF) to set the common-mode voltage of the input driver. The exposed thermal pad must be soldered to a continuous ground plane with multiple stitching vias to control the junction-to-ambient thermal resistance.
Estimated: the ADC1613S105HN-C18 requires two separate supply rails - 1.8V analog (AVDD1P8) and 3.3V digital driver (DRVDD3P3). Use independent LDOs feeding these rails from a common switching pre-regulator, with ferrite beads in series and bulk decoupling. Drive the digital core supply (DVDD1P8) from another filtered 1.8V LDO. Bulk capacitors (10 uF) plus 0.1 uF / 1 nF high-frequency decoupling must be placed within 1-2 mm of each supply pin to suppress switching noise on the analog front end.
Estimated: the JESD204A serial output runs at multi-Gbps CML-like line rates, so the DOUTP/DOUTN pair requires 100 ohm differential impedance controlled traces routed over a continuous reference plane. Trace length matching between P and N lanes must be within 5 mils to avoid common-mode conversion, and the receiver should be placed within 10-15 cm to keep insertion loss below 6 dB at the fundamental line rate. If routing longer distances, consider an in-line redriver or place the FPGA on the same side of the board.
Do not share analog ground (AGND) with digital ground (DGND/DRVGND) at the IC pins - they should remain separated and tied at a single point under the exposed thermal pad. Avoid routing digital signals through the analog ground region of the PCB. Initialize the converter via SPI correctly: write the JESD204A configuration registers before releasing RESETN, otherwise the link will not frame properly. Verify SYSREF timing on the SYNCP/N pins if using multi-device synchronization.
규정 준수 정보
RoHS compliance per Renesas product page; not AEC-Q100 qualified (commercial/industrial grade, -40C to +85C); conflict-mineral reporting compliant as standard Renesas policy.
