CS5532-ASZ - 24-Bit Sigma-Delta ADC with PGIA | Cirrus Logic
부품 번호: CS5532-ASZ ✓ 활성| 수량 | 단가 | 합계 |
|---|---|---|
| 1 | $12.96 | $12.96 |
| 10 | $12.5 | $125.00 |
| 100 | $11.4 | $1,140.00 |
| 500 | $10.6 | $5,300.00 |
| 1,000 | $9.85 | $9,850.00 |
CS5532-ASZ 개요
A delta-sigma ADC is a type of analog-to-digital converter that oversamples the input signal and applies noise-shaping plus digital decimation filtering to achieve very high resolution, far exceeding what SAR or flash architectures offer. Within the signal-chain hierarchy, the CS5532 sits between the analog front-end (sensors, bridges, transducers) and the digital controller, converting microvolt-level differential signals into serial data words via a power-management-friendly SPI port.
Key features include 24-bit resolution using charge-balance conversion techniques, an on-chip PGIA that amplifies low-level unipolar or bipolar signals without external instrumentation amplifiers, dual differential input channels, and a serial SPI interface for register configuration and data retrieval. The charge-balance architecture suppresses line-frequency noise, which is decisive in 50/60 Hz industrial environments where bridge sensors are read in the presence of mains interference.
The ultra-low-noise PGIA front-end eliminates the noise, offset drift, and gain error that a discrete instrumentation amplifier chain would add before a conventional ADC, allowing direct connection of load cells and RTD bridges. Output word rates and gain settings are programmable through the serial port, letting designers trade speed for resolution per measurement channel.
Typical applications include electronic weigh scales, industrial process control (pressure and temperature transmitters), and scientific or medical instrumentation that measures low-level differential signals.
Design consideration: because the PGIA gain and the delta-sigma filter bandwidth set the effective noise floor, validate the chosen word-rate and gain combination against your target counts of noise-free bits rather than relying on headline resolution alone.
This page synthesizes distributor pricing, drop-in family alternatives, and practical design guidance not consolidated in the manufacturer datasheet.
드롭인 대체품: CS5532-ASZ — 동일 패키지, 핀 호환. PCB 재작업이 필요한 다른 패키지 부품은 제외됩니다.
이 시리즈의 변형
다음과 드롭인 호환되는 동일 시리즈 모델: CS5532-ASZ (동일 폼 팩터 및 풋프린트) — 차이점: Number of Input Channels, Package, Interface, Calibration, Input Type.
빠른 비교 도구 — 나란히 비교할 대체 부품을 선택하십시오:
CS5532-ASZR
✅ 드롭인✓ 재고 있음
$8.65 / 개
데이터시트 보기 →CS5532-BSZ
✅ 드롭인✓ 재고 있음
$4.03 / 개
데이터시트 보기 →CS5532-BSZR
✅ 드롭인✓ 재고 있음
$5.8 / 개
데이터시트 보기 →CS5531-ASZ
✅ 드롭인✓ 재고 있음
$3.98 / 개
데이터시트 보기 →CS5533-ASZ
✅ 드롭인✓ 재고 있음
$2.25 / 개
데이터시트 보기 →CS5533-ASZR
✅ 드롭인✓ 재고 있음
$3.55 / 개
데이터시트 보기 →CS5534-ASZR
✅ 드롭인✓ 재고 있음
$3.55 / 개
데이터시트 보기 →CS5532-ASZ 최대 정격 & 전기적 특성
| 분해능 | 24 bit |
| Number of Input Channels | 2 differential |
| Architecture | Sigma-Delta (charge-balance) |
| Analog Front-End | Ultra-low-noise PGIA (programmable gain instrumentation amplifier) |
| Input Type | Differential, unipolar or bipolar signals |
| 인터페이스 | SPI (serial) |
| 패키지 | 20-SSOP |
| 동작 온도 범위 | -40C to +85C |
| 실장 유형 | Surface Mount |
| Family | CS5531/32/33/34 |
| Typical Applications | Weigh scale, process control, scientific and medical instrumentation |
CS5532-ASZ 20-ssop 핀 구성 가이드
CS5532-ASZ(20-ssop 패키지)의 핀 구성입니다. 이 아날로그 부품에는 입력, 출력, 전원 공급 핀이 있습니다. 오프셋 널, 보상, 인에이블 핀 구성은 제조사 데이터시트를 참조하십시오. 신호 컨디셔닝 및 증폭기 회로에 이상적입니다.
다음에 대한 상세 핀아웃 데이터 없음: CS5532-ASZ.
다음을 참조하십시오: 데이터시트 전체 핀 구성은 다음을 참조하십시오.
일반적인 애플리케이션
CS5532-ASZ 적합 용도: 6 애플리케이션s: Electronic Weigh Scales, Industrial Process Control Transmitters, Scientific Instrumentation, Medical and Diagnostic Equipment, Temperature Measurement (RTD / Thermocouple Front Ends), Battery-Powered Portable Instrumentation.
Electronic Weigh Scales
Electronic weigh scales are the flagship application for the CS5532-ASZ. Load-cell bridges output only a few millivolts at full scale (typically 2 mV/V of excitation), so microvolt-level resolution and low noise directly determine display counts. The CS5532-ASZ 24-bit charge-balance sigma-delta core plus integrated ultra-low-noise PGIA lets the load cell connect directly to the differential inputs without a discrete instrumentation amplifier, preserving noise-free counts. The charge-balance architecture inherently rejects 50/60 Hz mains interference present near industrial floor scales. Programmable word rate allows fast settling during tare and startup, then a slower, higher-resolution rate for the final weight reading, maximizing effective resolution per conversion.
추천
Industrial Process Control Transmitters
In process control, pressure, level, and differential-pressure transmitters convert bridge or RTD sensor outputs into 4-20 mA loop signals, demanding stable microvolt-level measurement over -40C to +85C ambient conditions. The CS5532-ASZ fits this role with its industrial temperature rating, 24-bit resolution for drift-free ratiometric measurement, and differential inputs that reject common-mode noise on long sensor cable runs. The integrated PGIA allows one-gain calibration across sensor spans. Because conversion results are delivered over SPI, any microcontroller in the transmitter head can apply linearization and HART-style digital communication. The sigma-delta filtering suppresses line-frequency pickup from nearby motors and switchgear, protecting measurement integrity in electrically harsh plants.
추천
Scientific Instrumentation
Scientific instruments - electrometers, spectrophotometer detectors, and data-acquisition front ends - require converters whose noise floor stays below the phenomenon being measured. The CS5532-ASZ 24-bit sigma-delta converter with ultra-low-noise PGIA resolves microvolt-level unipolar or bipolar signals, and its charge-balance technique averages noise over the conversion window, improving effective resolution at slower word rates. Two differential channels let one device sample both a measurement signal and a reference or compensation channel synchronously. The SPI interface integrates cleanly with laboratory microcontroller or FPGA-based acquisition logic, and the 20-SSOP surface-mount package suits compact instrument boards where analog and digital sections share tight space.
추천
Medical and Diagnostic Equipment
Medical instrumentation such as patient scales, infusion-pump force sensing, and diagnostic analyzers measures low-level bridge signals where safety and accuracy regulations leave little margin for noise-induced error. The CS5532-ASZ addresses these needs with a 24-bit charge-balance sigma-delta converter, an ultra-low-noise PGIA that connects directly to sensor bridges, and differential inputs that reject common-mode interference from surrounding power electronics. Its -40C to +85C range covers storage and transport conditions in addition to clinical environments. Ratiometric operation (sharing the sensor excitation as the ADC reference) cancels excitation drift, an important stability factor for repeated diagnostic readings. The SPI port supports isolated interfaces, which medical designs frequently require for patient-connected front ends.
추천
Temperature Measurement (RTD / Thermocouple Front Ends)
Precision temperature transmitters built on RTD bridges or thermocouples benefit directly from the CS5532-ASZ signal chain. RTD bridges produce small differential voltages that change only microvolts per degree, so the PGIA gain combined with 24-bit conversion yields sub-0.1C resolution. Ratiometric wiring - driving the RTD excitation and the ADC reference from the same source - makes the measurement immune to excitation drift, and the differential inputs remove ground-potential errors on long probe cables. The sigma-delta oversampling filters 50/60 Hz interference picked up in industrial thermal processes. Cold-junction compensation for thermocouples can occupy the second differential channel, giving a complete two-channel temperature front end in one 20-SSOP device.
추천
Battery-Powered Portable Instrumentation
Portable diagnostic tools, handheld force gauges, and battery-operated data loggers need high resolution at low average power. The CS5532-ASZ supports duty-cycled operation: the converter is commanded over SPI to perform a single high-resolution conversion and then placed in a low-power state between readings, so average current scales with the measurement rate rather than running continuously. The 24-bit charge-balance conversion extracts maximum information per sample, allowing fewer samples and lower radio or display activity downstream. Its SPI interface works directly with low-power microcontrollers, and the compact 20-SSOP surface-mount footprint fits slim handheld PCBs while the industrial temperature range tolerates outdoor field use.
추천
추천 제품 요약
엔지니어링 참조 데이터: CS5532-ASZ — 비교, 설계 지침 및 규정 준수 정보.
선택 가이드
대체품과의 비교
| 파라미터 | 이 제품 | CS5532-ASZR | CS5532-BSZ | CS5531-ASZ | CS5533-ASZ | CS5534-ASZR |
|---|---|---|---|---|---|---|
| Package | 20-SSOP | 20-SSOP - same | 20-SSOP - same | 20-SSOP - same | 20-SSOP - same | 20-SSOP - same |
| Brand | Cirrus Logic | Cirrus Logic | Cirrus Logic | Cirrus Logic | Cirrus Logic | Cirrus Logic |
| Resolution | 24 bit | 24 bit | 24 bit | 16 bit | 16 bit | 24 bit |
| Input Channels | 2 differential | 2 differential | 2 differential | 2 differential | 2 differential | 4 differential |
| Architecture | Sigma-Delta (charge-balance) | Sigma-Delta (charge-balance) | Sigma-Delta (charge-balance) | Sigma-Delta (charge-balance) | Sigma-Delta (charge-balance) | Sigma-Delta (charge-balance) |
| Integrated PGIA | Yes (ultra-low-noise) | Yes (ultra-low-noise) | Yes (ultra-low-noise) | Yes (ultra-low-noise) | Yes (ultra-low-noise) | Yes (ultra-low-noise) |
| Interface | SPI serial | SPI serial | SPI serial | SPI serial | SPI serial | SPI serial |
| Packaging Option | Tube | Tape & Reel | Tube | Tube | Tube | Tape & Reel |
주요 차별점
- Full 24-bit resolution in the family (vs CS5533-ASZ)
- Cost-effective two-channel multiplexing (vs CS5534-ASZR)
- Integrated ultra-low-noise PGIA (vs AD7705)
설계 노트
Partition the board into quiet analog and digital regions before placing the CS5532-ASZ. Keep the differential input traces (AIN pairs) short, matched, and away from SPI clock/data lines; guard them with a grounded trace on both sides. Decouple the analog supply and reference pins with 100 nF ceramic capacitors placed within 2 mm of the pins, supplemented by a 10 uF bulk capacitor. Join analog and digital grounds at a single star point under or near the converter. The 20-SSOP leadframe conducts board-level thermal gradients into the die - keep heat sources (regulators, drivers) distant to limit offset drift.
The charge-balance sigma-delta core averages noise over the conversion window, so choose the slowest word rate your application tolerates to maximize noise-free bits. Use ratiometric wiring - powering the sensor bridge excitation and the ADC reference from the same source - so excitation drift cancels in the digital result. For single conversions, allow settling time after gain or channel switching before latching the result; the PGIA and the digital filter both need time to settle after a multiplexer change, and reading too early produces gain-dependent errors rather than random noise.
Verify SPI clock polarity and phase against the manufacturer datasheet timing diagram before layout sign-off - a mismatched mode often appears to work but corrupts the most significant data bits intermittently. Do not share the PGIA input pins with other functions while a conversion is running. When substituting CS5531/CS5533 16-bit family members for the CS5532, remember the output word length and register behavior differ by resolution grade; firmware word-parsing must be updated even though the footprint is pin-identical.
규정 준수 정보
Compliance status not stated in the provided verified web data; confirm RoHS/REACH status on the Cirrus Logic product page or distributor compliance certificates.
