EP1810GM883 vs EP1810GM883B Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EP1810GM883 disebabkan oleh Altera dan EP1810GM883B disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EP1810GM883 EP1810GM883B
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete NRND
Family Classic EPLD (EP1810 series) —
Device Type UV-Erasable Programmable Logic Device (EPLD) —
Macrocells 48 48
Dedicated Inputs 12 12
User I/O Pins 48 —
Total Terminals 68 —
Global Clocks 4 —
Supply Voltage (Vcc) 4.5 V to 5.5 V (nominal 5 V) —
Propagation Delay (tpd) 45 ns (max) —
Maximum Toggle Frequency (fmax) [DATA_NEEDED: fmax value not in source data; Classic EPLD family typical 35-80 MHz depending on grade] —
Process Technology CMOS, UV-erasable —
Kemasan 68-Pin Ceramic Pin Grid Array (PGA) —
Suhu Operasi -55C to +125C (MIL-STD-883 Class B) -55 °C to +125 °C (Military, MIL-STD-883B)
Screening MIL-STD-883 Class B (suffix '883' denotes MIL processing) —
Jenis Pemasangan Through-Hole (PGA socket) Through-hole (PGA socket or PCB through-hole)
Status RoHS [DATA_NEEDED: hermetic ceramic PGA is typically non-RoHS due to lead-bearing solder/finish; not confirmed in source data] —
Lead-Free [DATA_NEEDED: military 883B screened parts commonly use SnPb finish] —
Device Family — EP1810 (Classic EPLD)
User Flip-Flops — Up to 64
Total Inputs — 60
I/O Pins — 48 (bidirectional, tri-state)
Propagation Delay (tPD) — 50 ns max
Supply Voltage (VCC) — 4.5 V to 5.5 V
Technology — CMOS, UV-erasable
Package Type — Ceramic Pin Grid Array (PGA), 84 pins
Package Designator — GM (ceramic PGA)
Processing Level — MIL-STD-883B (Class B)
Programming Method — UV-erasable / Altera programming hardware
Lead-Free / RoHS — [DATA_NEEDED: lead-free status]
Logic Family — TTL-compatible I/O

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga