EP1810LC-20 vs EP1810LC-35 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EP1810LC-20 disebabkan oleh Intel dan EP1810LC-35 disebabkan oleh Rochester Electronics. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Rochester Electronics
EP1810LC-35 EP1810LC-35 - 48-Macrocell Classic EPLD, 35ns, PLCC-68 | Rochester/Altera

EP1810LC-35 - 48-Macrocell Classic EPLD, 35ns, PLCC-68 | Rochester/Altera

EP1810LC-35 ⚠ Bahagian terakhir untuk beli

Pengandingan Spesifikasi

Parametr EP1810LC-20 EP1810LC-35
Merek Intel Rochester Electronics
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Masa Terakhir Dibeli
Family Classic EPLD —
Device Type EPLD (Erasable Programmable Logic Device) EPLD (Erasable Programmable Logic Device)
Usable Gates 900 —
Macrocells 48 48
Maximum Operating Frequency 50 MHz 28.6 MHz
Propagation Delay (tPD) 20 ns —
Tegangan Pemberi Arus 5 V (4.75 V to 5.25 V) —
Technology CMOS EPROM CMOS, UV-erasable EPROM
Programmability UV-Erasable / OTP —
Dedicated Inputs 12 —
Kemasan 68-pin PLCC 68-pin PLCC (J-Lead)
Package Suffix LC (PLCC, windowed for UV erase on L variant) —
Speed Grade 20 ns (commercial) —
Suhu Operasi 0C to +70C (commercial) 0C to +70C (commercial)
Jenis Pemasangan Surface Mount Surface Mount (socketable)
Status RoHS [DATA_NEEDED: rohs status] [DATA_NEEDED]
Series — Classic EP1810
Equivalent Gates — 900 usable / 2100 equivalent
Propagation Delay (tpd) — 35 ns (max, '-35' speed grade)
Supply Voltage (VCC) — 5 V (4.75 V to 5.25 V)
I/O Pins — [DATA_NEEDED: I/O count exact]
Configuration Method — UV-erase + EPROM programmer
Programmable Interconnect — Centralized Programmable Interconnect Array (PIA)
Development Tool (legacy) — MAX+PLUS II / A+PLUS
Lead-Free — [DATA_NEEDED]

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga