EP20K100FC324-2X vs EP20K100FC324-1V Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EP20K100FC324-2X disebabkan oleh Altera dan EP20K100FC324-1V disebabkan oleh Intel. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EP20K100FC324-2X EP20K100FC324-1V
Merek Altera Intel
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Family APEX-20K —
Logic Elements 4,160 —
Typical Gates 100,000 —
Maximum System Gates 263,000 —
Maximum User I/O 252 —
Embedded RAM Bits 53,248 —
Operating Frequency (max) 200 MHz —
Propagation Delay 1.6 ns —
Process Technology 0.22 µm CMOS —
Core Supply Voltage 2.5 V —
I/O Supply Voltage 3.3 V (5 V tolerant I/O) —
Kemasan 324-ball FineLine BGA (FBGA) —
Jenis Pemasangan Surface Mount Surface Mount
Suhu Operasi 0 °C to +85 °C (Commercial) 0C to +85C (commercial)
Configuration Interface JTAG (IEEE 1149.1) / Serial / Parallel —
Status RoHS Compliant [DATA_NEEDED: RoHS compliance]
Series — APEX-20K®
Number of Logic Elements / Cells — 4160
Total RAM Bits — 53248
Number of Gates (typical) — 100000
Number of I/O — 252
Number of LABs/CLBs — [DATA_NEEDED: number of Logic Array Blocks]
Number of EABs — [DATA_NEEDED: number of Embedded Array Blocks]
Supply Voltage - Core (VCCINT) — 2.375 V to 2.625 V
Supply Voltage - I/O (VCCIO) — 3.0 V / 3.3 V / 5.0 V tolerant (per I/O standard)
Speed Grade — -1V (commercial)
Kemasan / Case — 324-FBGA (FineLine BGA, 19x19 mm)
Supplier Device Package — 324-FBGA
Number of PLLs — 4
I/O Standards Supported — LVCMOS, LVTTL, PCI, SSTL, GTL+, HSTL
Architecture — MultiCore (LUT + product-term + embedded memory)
Programming Interface — JTAG (IEEE 1149.1) / in-system

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga