EPC1213LC20 vs EPC1LC20U Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPC1213LC20 disebabkan oleh Intel dan EPC1LC20U disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPC1213LC20 EPC1LC20U
Merek Intel Altera
Kategori EEPROM Memory ICs
Status Lingkungan Hidup Obsolete Obsolete
Jenis Ingatan OTP Configuration PROM (Flash-based) OTP (One-Time-Programmable) Configuration PROM
Saiz Ingatan 212 Kbit —
Antaramuka Serial (Altera FPGA configuration protocol) —
Maximum Configuration Clock 6 MHz —
Supply Voltage (Core) 5.0 V —
I/O Voltage Tolerance 3.3 V / 5.0 V —
Programmability One-Time Programmable (OTP) via IEEE 1149.1 JTAG —
In-System Programmability Yes (5.0 V and 3.3 V ISP) —
Supported FPGA Families ACEX 1K, APEX 20K, APEX II, Arria GX, Cyclone, Cyclone II, FLEX 10K, FLEX 6000, Mercury, Stratix, Stratix GX, Stratix II, Stratix II GX —
Compression Support Yes (FPGA decompresses bitstream during load) —
Suhu Operasi 0C to +70C (Commercial) [DATA_NEEDED: industrial/commercial grade range]
Kemasan 20-PLCC (J-lead, 9x9 mm) 20-pin PLCC (9x9 mm)
Package Code QCCJ —
Jenis Pemasangan Surface Mount Surface Mount
Status RoHS [DATA_NEEDED: RoHS compliance status] Compliant (Pb-free finish, "U" suffix)
Memory Density — 1 Mbit
Configuration Interface — Altera Serial Configuration (4-wire)
Maximum DCLK Frequency — 8 MHz
Operating Voltage (VCC) — 3.3 V typical [DATA_NEEDED: full range]
Configuration Time — [DATA_NEEDED: depends on bitstream length and DCLK]
Cascading Support — Yes (multi-PROM daisy-chain for larger bitstreams)
Programming Method — Altera APU / third-party JTAG programmer
Lead-Free (Pb-free) Finish — Yes ("U" suffix)
Compatibility — Altera SRAM-based LUT FPGAs (APEX, FLEX, ACEX, Cyclone, Stratix families)
Aras MSL — [DATA_NEEDED]

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga