EPM3512AFC256-19 vs EPM3512AFC256-18 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM3512AFC256-19 disebabkan oleh Altera dan EPM3512AFC256-18 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM3512AFC256-19 EPM3512AFC256-18
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup NRND Obsolete
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) —
Macrocells 512 512
Usable Gates 10000 —
Logic Array Blocks (LABs) 16 16
Maximum Operating Frequency 80 MHz —
Pin-to-Pin Delay (tPD) 7.5 ns —
Speed Grade -19 —
User I/O Pins 208 —
Kemasan 256-ball FineLine BGA (FC) 256-ball FineLine BGA (FCBGA)
Supply Voltage VCCINT 3.3 V —
I/O Supply Voltage VCCIO 2.5 V or 3.3 V (5.0 V tolerant inputs) —
Programming Interface JTAG (IEEE 1149.1) / ISP (IEEE 1532) —
Process Technology 0.30 µm CMOS EEPROM —
Suhu Operasi -40C to +85C (industrial) [DATA_NEEDED: industrial/commercial grade]
Non-volatile Configuration Yes (EEPROM-based) —
Jenis Pemasangan Surface Mount Surface Mount
Status RoHS [DATA_NEEDED: RoHS status] [DATA_NEEDED: not specified in retrieved data]
Maximum User I/O Pins — 212
Pin-to-Pin Delay (tPD1) — 18 ns
Global Clock Networks — 4
VCCINT (Core Supply) — 3.0 V to 3.6 V (3.3 V typical)
VCCIO (I/O Supply) — 2.5 V or 3.3 V (MultiVolt)
Programming Technology — EEPROM (non-volatile)
In-System Programming — IEEE Std. 1532 / JTAG (IEEE Std. 1149.1)
Ball Pitch — 1.0 mm

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga