EPM5128GC-1 vs EPM5128GC2 Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM5128GC-1 disebabkan oleh Altera dan EPM5128GC2 disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM5128GC-1 EPM5128GC2
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Family MAX 5000 MAX 5000
Device Type UV-erasable CMOS CPLD EPLD (Erasable Programmable Logic Device)
Macrocells 128 —
Usable Gates 2,500 2.5K
Dedicated Inputs 7 16
Maximum User I/O Pins 52 —
Nominal Supply Voltage 5 V —
Supply Voltage Range 4.75 V to 5.25 V —
Maximum Operating Frequency 62.5 MHz —
Propagation Delay (tPD) 16 ns (typical, -1 speed grade) —
Kemasan PGA-96+ (Pin Grid Array, ceramic windowed) Ceramic PGA (GC, windowed)
Technology CMOS, UV-erasable EPROM —
Suhu Operasi -40C to +85C (industrial) [DATA_NEEDED: operating temperature range]
IOL / IOH 100 mA / 25 mA per pin (legacy figure, [DATA_NEEDED: verify exact drive spec]) —
Security Bit Programmable, prevents readback —
Programming Method UV erase + EPROM program (or device programmer) —
Aras MSL [DATA_NEEDED: MSL level] —
Status RoHS [DATA_NEEDED: RoHS compliance - ceramic PGA part is legacy] [DATA_NEEDED: RoHS status]
Macro Cells — 128
Logic Array Blocks (LABs) — 8 (16 macro cells each)
Maximum Internal Frequency — 50 MHz
Supply Voltage VCC — 5 V
I/O Pins — 64
Programmable Flip-Flop Modes — D / T / JK / SR (selectable)
Architecture — AND/OR plane + programmable macro cell + PIA
Process Technology — CMOS EPROM
Reprogrammability — UV-erasable (windowed ceramic package)
Configuration Memory — On-chip EPROM (no external boot device)
Kiraan Pin — [DATA_NEEDED: total PGA pin count]

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga