EPM5192JC-2 vs EPM5192JC-1N Pengandingan
Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM5192JC-2 disebabkan oleh Altera dan EPM5192JC-1N disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.
Pengandingan Spesifikasi
| Parametr | EPM5192JC-2 | EPM5192JC-1N |
|---|---|---|
| Merek | Altera | Altera |
| Kategori | FPGA & CPLD | FPGA & CPLD |
| Status Lingkungan Hidup | Obsolete | Obsolete |
| Device Family | MAX 5000 | — |
| Product Type | UV-erasable Programmable Logic Device (PLD) | — |
| Macrocells | 192 | 192 |
| Logic Array Blocks (LABs) | 12 | 12 |
| Interconnect | Programmable Interconnect Array (PIA) | — |
| User I/O Pins | 64 | 64 |
| Dedicated Inputs | 7 | 7 |
| External Clock Inputs | 1 | — |
| Propagation Delay (tPD) | 45 ns | 40 ns |
| Frekuensi Klock Maksimum | 40 MHz | — |
| Process Technology | CMOS | — |
| Kemasan | 84-pin CQCC (Ceramic Quad Flat Pack, J-lead, windowed) | 84-pin Ceramic Quad Flat Pack (CQFP) |
| Jenis Pemasangan | Surface Mount | — |
| Number of Terminals | 84 | — |
| Programming Method | UV-erase / EPROM | — |
| Gambaran Suhu Operasi | [DATA_NEEDED: operating temperature range] | — |
| Status RoHS | [DATA_NEEDED: RoHS compliance] | — |
| Family | — | MAX 5000 |
| Device Type | — | CPLD - Complex Programmable Logic Device |
| Usable Gates | — | 3750 |
| External Clock Inputs (GCLK) | — | 1 |
| Maximum Clock Frequency (fMAX) | — | 62.5 MHz |
| Supply Voltage (VCC) | — | 4.75 V to 5.25 V |
| Technology | — | CMOS EPROM (UV-erasable) |
| JEDEC Package Code | — | S-CQCC-J84 |
| Suhu Operasi | — | [DATA_NEEDED: industrial/commercial temperature range] |
| Programming Interface | — | JTAG / Altera ByteBlaster |