EPM9320ALC84-15 vs EPM9320ALI84-10N Pengandingan

Pengandingan Sisi Kiri Sisi Kanan Terperinci EPM9320ALC84-15 disebabkan oleh Altera dan EPM9320ALI84-10N disebabkan oleh Altera. Bandingkan spesifikasi utama, parameter elektrik, pakej, status kehidupan, harga, dan keupayaan untuk menentukan komponen terbaik untuk keperluan disenjaya anda.

Pengandingan Spesifikasi

Parametr EPM9320ALC84-15 EPM9320ALI84-10N
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup NRND Obsolete
Family MAX 9000 CPLD MAX 9000
Macrocells 320 320
Usable Gates 6000 6,000 to 12,000
Propagation Delay (tPD) 16 ns —
Supply Voltage (VCC) 4.75 V to 5.25 V (5 V nominal) —
User I/O 56 —
Logic Array Blocks (LABs) 16 20
Technology CMOS, EEPROM-based configuration —
Kemasan 84-pin PLCC (S-PQCC-J84, J-lead) 84-pin PLCC (J-lead, 1.270 mm pitch)
Jenis Pemasangan Through-hole / socket Surface Mount (PLCC socket compatible)
Programming Interface JTAG (IEEE 1149.1) / ISP —
Suhu Operasi -40C to +85C (industrial) -40C to +85C (industrial)
Status RoHS [DATA_NEEDED: rohs status] —
Tingkat sensitiviti Air Nama (MSL) MSL-3 (168 hours per fpgalink.com) —
Lead-Free / Halogen-Free [DATA_NEEDED: lead free status] —
RoHS3 Compliance ROHS3 Compliant (per fpgalink.com listing) —
Device Type — CPLD (Complex Programmable Logic Device)
Architecture — MAX (Multiple Array MatriX), 3rd generation
Process Technology — CMOS EEPROM
User I/O Pins — 56
Pin-to-Pin Delay — 10 ns
Maximum Counter Frequency — 144.9 MHz
VCCINT (Core Supply) — 5.0 V
VCCIO (I/O Supply) — 3.3 V or 5.0 V
Input Logic Levels — TTL-compatible (at 5.0 V VCCINT)
In-System Programmability — Yes (IEEE Std. 1149.1 JTAG)
Configuration Memory — EEPROM, non-volatile

Laporan Datasheet & Sumber

Lihat Semua Produk Buat BOQ Minta Bao Harga