EPM5192AJI84-15 vs EPM5192AGC-15 Comparação

Comparação detalhada lado a lado de EPM5192AJI84-15 por Altera e EPM5192AGC-15 por Altera. Compare especificações principais, parâmetros elétricos, encapsulamento, status do ciclo de vida, preços e disponibilidade para determinar o melhor componente para os requisitos do seu projeto.

Comparação de especificações

Parâmetro EPM5192AJI84-15 EPM5192AGC-15
Marca Altera Altera
Categoria FPGA & CPLD FPGA & CPLD
Status do ciclo de vida Obsolete Obsolete
Status do estoque In Stock In Stock
Preço unitário (USD) $27,80 $27,80
Device Family MAX 5000 EPLD —
Product Type UV-Erasable / OTP Complex PLD EPLD (Erasable Programmable Logic Device)
Macrocells 192 192
Logic Array Blocks (LABs) 16 —
User I/O Pins 84 —
Propagation Delay (tPD) 15 ns 15 ns (pin-to-pin, -15 speed grade)
Supply Voltage (VCC) 4.5 V to 5.5 V (nominal 5 V) 5 V
Process Technology CMOS EPROM (UV-erasable) —
Package Type 84-pin JLCC (J-Leaded Ceramic Chip Carrier) with quartz window —
Tipo de montagem Through-Hole (SMD socket-compatible) —
Temperatura de operação -40 °C to +85 °C (Industrial, 'I' suffix) [DATA_NEEDED: operating temperature range]
Programming Method UV erase + EPROM program via standard Altera programmer UV erase + EPROM program (via Altera programmer)
Design Tool Support MAX+PLUS II (legacy); not supported by modern Quartus Prime —
Status RoHS unknown [DATA_NEEDED: RoHS status - legacy ceramic PGA typically non-compliant]
Lead-Free unknown —
Livre de halogênio unknown —
Functional Equivalent (Plastic OTP) EPM5192AJC84-15 (windowless plastic JLCC, same die) —
Series — MAX 5000
Logic Array Blocks — 16 (typical for 192-macrocell MAX 5000)
Maximum User I/O Pins — 64
Dedicated Inputs — 7
Total Inputs — 72
Technology — CMOS, UV-erasable EPROM
Encapsulamento — Ceramic Pin Grid Array (PGA)
Status do ciclo de vida — Obsolete / Last Time Buy (per Altera legacy product list)

Fichas técnicas e recursos

Ver todos os produtos Criar BOM Solicitar cotação