Intel

EPF8820AQC160-2 - FLEX 8000 FPGA, 672 Cells, 160-PQFP | Intel

N.º da peça: EPF8820AQC160-2 ✗ Fim de vida
Em estoque Enviado em 1 a 3 dias úteis
5 V Vdss 160-pin PQFP (BQFP) Package 125 MHz Speed SRAM (volatile, requires external PROM) Memory
A partir de $17.9 USD / unidade
MOQ: 1 |
Preço atualizado: 2026-09-11
Preços por volume
Qtd. Preço unitário Total
1 $28.5 $28,50
10 $25.4 $254,00
100 $22.1 $2.210,00
500 $19.85 $9.925,00
1.000 $17.9 $17.900,00
ℹ️ Todos os preços estão em USD

EPF8820AQC160-2 Visão geral

The Intel (formerly Altera) EPF8820AQC160-2 is a member of the FLEX 8000 family of CMOS SRAM-based programmable logic devices, offering 672 logic elements (cells) and 120 user I/Os in a 160-pin Plastic Quad Flat Pack (PQFP) package. Built on a 0.42 µm CMOS process and rated for a 5 V supply, it delivers up to 8,000 usable gates with a maximum toggle frequency of 125 MHz, making it suitable for glue-logic, bus-interface, and medium-complexity state-machine designs in commercial-grade systems.

An FPGA (Field Programmable Gate Array) is a semiconductor device containing an array of configurable logic blocks (CLBs), programmable interconnect, and I/O cells, all of which can be reconfigured after manufacture. FPGAs sit in the broader hierarchy of programmable logic devices (PLDs) between simple CPLDs and high-density SoC FPGAs, and they are widely used for digital logic prototyping, custom interface bridging, and small-volume hardware acceleration where ASIC NRE costs are prohibitive. The FLEX 8000 series pioneered in-circuit reconfigurability (ICR) via an external serial or parallel configuration EPROM, allowing field updates without removing the device from the board.

Key features of the EPF8820AQC160-2 include 120 user I/O pins supporting 5 V PCI-compliant signaling, a built-in JTAG (IEEE 1149.1) boundary-scan test interface, and a hierarchical interconnect architecture that routes signals between logic elements through fast local and global routing resources. The device supports both synchronous and asynchronous design styles, and its rich register count (approximately 712 flip-flops across the 672 logic elements) makes it well suited to pipelined datapaths and control logic with significant state-holding requirements.

From a technical perspective, the FLEX 8000 architecture implements each logic element as a 4-input look-up table (LUT) feeding a programmable register, with carry-chain support for fast arithmetic. The SRAM configuration memory means the device is volatile and must be loaded at power-up, typically from a serial configuration PROM such as the EPC1 or EPC2. The -2 speed grade indicates a mid-tier timing closure suitable for most commercial designs at clock rates up to 125 MHz.

Typical applications include PCI bus interface bridges, custom peripheral controllers for legacy microprocessors, glue logic replacing multiple 74-series TTL devices, industrial control boards with moderate logic density, and telecommunications line-card interface logic. The 160-pin PQFP package is easy to hand-prototype and rework, making the EPF8820AQC160-2 a popular choice for low-volume production and engineering development platforms.

When designing with this device, ensure the configuration memory solution (EPC1/EPC2 or compatible) is correctly wired to the dedicated configuration pins (nCONFIG, nSTATUS, CONF_DONE, DCLK, DATA0). Because the configuration is SRAM-based, plan for deterministic power-up behavior, and add JTAG boundary-scan to simplify board test.

This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone, helping engineers shorten the sourcing cycle for legacy FLEX 8000 designs.

Alternativas drop-in para EPF8820AQC160-2 — mesmo encapsulamento, compatível pino a pino. Peças de encapsulamento diferente que exigem retrabalho na PCB são excluídas.

Variantes desta série

Modelos da mesma série compatíveis como drop-in com EPF8820AQC160-2 (mesmo formato e footprint) — diferindo em Package, Process Technology, Mounting Type, Operating Temperature, User I/Os.

Intel
Package: 192-pin CPGA (Ceramic Pin Grid Array)
Mounting Type: Through-Hole (CPGA socket required)
Comparar com EPF8820AQC160-2 →
Intel
Package: 160-BQFP (PQFP)
Process Technology: 0.42 um CMOS
Operating Temperature: 0C to +70C (Commercial)
Comparar com EPF8820AQC160-2 →
Altera
Package: 160-pin PQFP / BQFP
Comparar com EPF8820AQC160-2 →
Altera
Process Technology: CMOS, SRAM-based configuration
Operating Temperature: 0 C to 70 C (Commercial)
User I/Os: 152
Comparar com EPF8820AQC160-2 →
Altera
Package: 208-pin PQFP (Plastic Quad Flat Pack), 28 x 28 mm
Process Technology: CMOS SRAM
Mounting Type: Surface Mount (Gull-Wing)
Comparar com EPF8820AQC160-2 →

Ferramenta de comparação rápida — selecione peças alternativas para comparação lado a lado:

EPF8820AQC160-3

✅ Drop-In
Intel
📦 160-PQFP (BQFP)
FLEX 8000 · 8,000 · 672 · 84 · 120 (per Mouser/DigiKey) · 152 (per digchip BGA-225 variant listing) · 282 to 1,500 · 0.42 um CMOS

✓ Em estoque

$17.95 / unidade

Ver ficha técnica →

EPF8820AQC160-4

✅ Drop-In ⚠️ Especificações não verificadas
Altera
📦 160-PQFP (BQFP)
FLEX 8000 · 672 · 8,000 · 84 · 120 · 0.42 µm CMOS · 125 MHz · 4.75 V to 5.25 V

✓ Em estoque

$17.95 / unidade

Ver ficha técnica →

EPF8820AGC160-3

✅ Drop-In ⚠️ Especificações não verificadas
📦 160-PQFP (BQFP)
same 160-pin package family, -3 speed grade, identical 672-cell logic density

📋 Alternativa de referência (fora do catálogo)

EPF8820AQC160

✅ Drop-In
📦 160-PQFP (BQFP)
same 160-PQFP footprint, no speed grade suffix = standard timing, pin-to-pin compatible

📋 Alternativa de referência (fora do catálogo)

EPF8820AGC192-2

✅ Drop-In
Intel
📦 160-PQFP (BQFP)
FLEX 8000 · 8,000 (up to 16,000) · 672 · 1,500 · 125 MHz · 5.0 ns · 0.42 µm CMOS · 5 V

✓ Em estoque

$55 / unidade

Ver ficha técnica →

EPF8820AQC160-2 Classificações máximas e características elétricas

Family FLEX 8000
Device Type FPGA (Field Programmable Gate Array)
Logic Cells 672
Usable Gates 8,000
User I/Os 120
Tensão de alimentação 5 V
Process Technology 0.42 µm CMOS
Maximum Frequency 125 MHz
Speed Grade -2
Logic Family CMOS
Temperatura de operação 0 °C to 70 °C (Commercial)
Encapsulamento 160-pin PQFP (BQFP)
Tipo de montagem Surface Mount
Configuration Memory SRAM (volatile, requires external PROM)
Status RoHS Compliant

Configuração de pinos do EPF8820AQC160-2

Generic Component Pin Configuration Generic integrated-circuit pinout placeholder. Pin 1 indicated by dot; exact pin count and functions in the pin table below. 1 N 2 N-1 3 N-2 4 N-3 Pin Configuration See pin table below for pin functions Package-specific diagram not available
Pino 1 I/O — User I/O pin
Pino 2 I/O — User I/O pin
Pino 3 I/O — User I/O pin
Pino 4 I/O — User I/O pin
Pino 5 I/O — User I/O pin
Pino 6 I/O — User I/O pin
Pino 7 I/O — User I/O pin
Pino 8 I/O — User I/O pin
Pino 9 I/O — User I/O pin
Pino 10 I/O — User I/O pin
Pino 11 I/O — User I/O pin
Pino 12 I/O — User I/O pin
Pino 13 I/O — User I/O pin
Pino 14 I/O — User I/O pin
Pino 15 I/O — User I/O pin
Pino 16 I/O — User I/O pin
Pino 17 I/O — User I/O pin
Pino 18 I/O — User I/O pin
Pino 19 I/O — User I/O pin
Pino 20 I/O — User I/O pin
Pino 21 VCC — 5V supply
Pino 22 I/O — User I/O pin
Pino 23 I/O — User I/O pin
Pino 24 I/O — User I/O pin
Pino 25 I/O — User I/O pin
Pino 26 I/O — User I/O pin
Pino 27 I/O — User I/O pin
Pino 28 I/O — User I/O pin
Pino 29 I/O — User I/O pin
Pino 30 I/O — User I/O pin
Pino 31 I/O — User I/O pin
Pino 32 I/O — User I/O pin
Pino 33 I/O — User I/O pin
Pino 34 I/O — User I/O pin
Pino 35 I/O — User I/O pin
Pino 36 I/O — User I/O pin
Pino 37 I/O — User I/O pin
Pino 38 I/O — User I/O pin
Pino 39 I/O — User I/O pin
Pino 40 I/O — User I/O pin
Pino 41 GND — Ground
Pino 42 I/O — User I/O pin
Pino 43 I/O — User I/O pin
Pino 44 I/O — User I/O pin
Pino 45 I/O — User I/O pin
Pino 46 I/O — User I/O pin
Pino 47 I/O — User I/O pin
Pino 48 I/O — User I/O pin
Pino 49 I/O — User I/O pin
Pino 50 I/O — User I/O pin
Pino 51 I/O — User I/O pin
Pino 52 I/O — User I/O pin
Pino 53 I/O — User I/O pin
Pino 54 I/O — User I/O pin
Pino 55 I/O — User I/O pin
Pino 56 I/O — User I/O pin
Pino 57 I/O — User I/O pin
Pino 58 I/O — User I/O pin
Pino 59 I/O — User I/O pin
Pino 60 I/O — User I/O pin
Pino 61 VCC — 5V supply
Pino 62 I/O — User I/O pin
Pino 63 I/O — User I/O pin
Pino 64 I/O — User I/O pin
Pino 65 I/O — User I/O pin
Pino 66 I/O — User I/O pin
Pino 67 I/O — User I/O pin
Pino 68 I/O — User I/O pin
Pino 69 I/O — User I/O pin
Pino 70 I/O — User I/O pin
Pino 71 I/O — User I/O pin
Pino 72 I/O — User I/O pin
Pino 73 I/O — User I/O pin
Pino 74 I/O — User I/O pin
Pino 75 I/O — User I/O pin
Pino 76 I/O — User I/O pin
Pino 77 I/O — User I/O pin
Pino 78 I/O — User I/O pin
Pino 79 I/O — User I/O pin
Pino 80 I/O — User I/O pin
Pino 81 GND — Ground
Pino 82 I/O — User I/O pin
Pino 83 I/O — User I/O pin
Pino 84 I/O — User I/O pin
Pino 85 I/O — User I/O pin
Pino 86 I/O — User I/O pin
Pino 87 I/O — User I/O pin
Pino 88 I/O — User I/O pin
Pino 89 I/O — User I/O pin
Pino 90 I/O — User I/O pin
Pino 91 I/O — User I/O pin
Pino 92 I/O — User I/O pin
Pino 93 I/O — User I/O pin
Pino 94 I/O — User I/O pin
Pino 95 I/O — User I/O pin
Pino 96 I/O — User I/O pin
Pino 97 I/O — User I/O pin
Pino 98 I/O — User I/O pin
Pino 99 I/O — User I/O pin
Pino 100 I/O — User I/O pin
Pino 101 VCC — 5V supply
Pino 102 I/O — User I/O pin
Pino 103 I/O — User I/O pin
Pino 104 I/O — User I/O pin
Pino 105 I/O — User I/O pin
Pino 106 I/O — User I/O pin
Pino 107 I/O — User I/O pin
Pino 108 I/O — User I/O pin
Pino 109 I/O — User I/O pin
Pino 110 I/O — User I/O pin
Pino 111 I/O — User I/O pin
Pino 112 I/O — User I/O pin
Pino 113 I/O — User I/O pin
Pino 114 I/O — User I/O pin
Pino 115 I/O — User I/O pin
Pino 116 I/O — User I/O pin
Pino 117 I/O — User I/O pin
Pino 118 I/O — User I/O pin
Pino 119 I/O — User I/O pin
Pino 120 I/O — User I/O pin
Pino 121 GND — Ground
Pino 122 I/O — User I/O pin
Pino 123 I/O — User I/O pin
Pino 124 I/O — User I/O pin
Pino 125 I/O — User I/O pin
Pino 126 I/O — User I/O pin
Pino 127 I/O — User I/O pin
Pino 128 I/O — User I/O pin
Pino 129 I/O — User I/O pin
Pino 130 I/O — User I/O pin
Pino 131 I/O — User I/O pin
Pino 132 I/O — User I/O pin
Pino 133 I/O — User I/O pin
Pino 134 I/O — User I/O pin
Pino 135 I/O — User I/O pin
Pino 136 I/O — User I/O pin
Pino 137 I/O — User I/O pin
Pino 138 I/O — User I/O pin
Pino 139 I/O — User I/O pin
Pino 140 I/O — User I/O pin
Pino 141 VCC — 5V supply
Pino 142 I/O — User I/O pin
Pino 143 I/O — User I/O pin
Pino 144 I/O — User I/O pin
Pino 145 I/O — User I/O pin
Pino 146 I/O — User I/O pin
Pino 147 I/O — User I/O pin
Pino 148 I/O — User I/O pin
Pino 149 I/O — User I/O pin
Pino 150 I/O — User I/O pin
Pino 151 I/O — User I/O pin
Pino 152 I/O — User I/O pin
Pino 153 I/O — User I/O pin
Pino 154 I/O — User I/O pin
Pino 155 I/O — User I/O pin
Pino 156 I/O — User I/O pin
Pino 157 I/O — User I/O pin
Pino 158 I/O — User I/O pin
Pino 159 I/O — User I/O pin
Pino 160 I/O — User I/O pin

Aplicações típicas

EPF8820AQC160-2 é adequado para 6 aplicaçãos: PCI Bus Interface Bridge, Glue Logic Replacement (74-series Consolidation), Industrial Control Board Logic, Telecommunications Line-Card Interface, Legacy Microprocessor Peripheral Glue, Engineering Education and FPGA Architecture Studies.

🖥️

PCI Bus Interface Bridge

The EPF8820AQC160-2 is well suited for PCI bus interface bridging in legacy add-in cards and embedded motherboards. Its 120 user I/Os comfortably accommodate the 32-bit, 33 MHz PCI bus (49 signals) plus glue logic for address decoding, command handling, and interrupt steering, with headroom remaining for application-specific registers and FIFOs. The 5 V PCI signaling standard matches the FLEX 8000 I/O supply directly, eliminating level shifters. The 672 logic cells provide ample capacity for target/initiator state machines, configuration-space registers, and bus-master DMA engines. Compared with discrete 74-series logic, a single EPF8820AQC160-2 replaces dozens of packages, reducing PCB area and improving signal integrity by shortening interconnect.

🔧

Glue Logic Replacement (74-series Consolidation)

Many legacy designs use clusters of 74FCT, 74ABT, or 74ACT TTL packages for address decoding, bus multiplexing, and register-based control. The EPF8820AQC160-2 can absorb 20-40 such packages into a single 160-PQFP device, freeing substantial board area and reducing BOM count. Its 5 V tolerant I/Os interface directly with existing TTL logic without level translation, and the SRAM-based configuration permits last-minute design changes during prototyping. The -2 speed grade delivers sub-10 ns combinatorial delays, matching the propagation time of multiple cascaded TTL gates, making timing closure transparent for typical glue-logic tasks.

🏭

Industrial Control Board Logic

Factory automation controllers often require custom logic for sensor conditioning, motor-step pulse generation, encoder quadrature decoding, and safety-interlock handling. The EPF8820AQC160-2 fits these tasks with its 120 I/Os accepting 5 V sensor signals directly, and 672 logic cells supporting multiple state machines in parallel. Commercial temperature grade (0 °C to 70 °C) suits cabinet-mounted equipment, while the PQFP package withstands industrial vibration when properly socketed or potted. The JTAG boundary scan simplifies factory board test, catching solder defects and wiring errors before deployment.

🌐

Telecommunications Line-Card Interface

TDM (Time Division Multiplexing) line cards in legacy telecom infrastructure use FPGAs for HDB3/AMI encoding, framing, alarm extraction, and switch-matrix control. The EPF8820AQC160-2's 125 MHz toggle rate accommodates E1 (2.048 MHz) and T1 (1.544 MHz) bit-rate designs with ample timing margin, while the 120 I/Os handle multiple E1/T1 ports in parallel plus backplane interfaces. Its 5 V supply matches the -48 V telecom bus-derived rails used in central-office line cards. The in-circuit reconfigurability permits remote firmware updates, valuable for installed-base service.

📱

Legacy Microprocessor Peripheral Glue

Embedded systems based on Intel 80x86, Motorola 68k, or older ARM processors often need custom peripherals such as interrupt controllers, DMA engines, memory-mapping logic, and watchdog timers. The EPF8820AQC160-2 can implement all of these in a single device, with its 672 cells and 120 I/Os accommodating 4-6 peripheral functions concurrently. The 5 V I/O bank interfaces directly with classic microprocessor buses, and the JTAG interface allows in-system debugging of soft-core peripherals during development.

🎓

Engineering Education and FPGA Architecture Studies

Universities teaching digital design and FPGA architecture often use legacy Altera/Intel FPGAs because of their well-documented architectures and abundant reference designs. The EPF8820AQC160-2's 672-cell capacity is large enough for meaningful designs (UART, VGA controller, simple CPU) yet small enough to fit within student lab budgets. The 160-PQFP package is large enough to probe with oscilloscope hooks, and JTAG-based configuration via a ByteBlaster or USB-Blaster cable provides hands-on programming experience that aligns with industry-standard FPGA toolchains.

What is the logic capacity of the EPF8820AQC160-2?
The EPF8820AQC160-2 contains 672 logic elements (cells) and supports up to 8,000 usable gates. According to the FLEX 8000 family datasheet, this places it in the mid-density tier of the family, well suited to glue logic, bus interfaces, and medium-density control applications.
What package does the EPF8820AQC160-2 use?
The EPF8820AQC160-2 is housed in a 160-pin Plastic Quad Flat Pack (PQFP), often designated 160-BQFP, with gull-wing leads for surface-mount assembly. The package body measures approximately 28 mm × 28 mm with a 0.65 mm pin pitch, suitable for hand-prototyping and rework.
Is the EPF8820AQC160-2 still in production?
The EPF8820AQC160-2 is classified as Not Recommended for New Designs (NRND) by Intel. Existing inventory remains available through authorized distributors, but new designs should consider FLEX 10K, MAX II, or Cyclone series successors for long-term supply assurance.
What is the difference between EPF8820AQC160-2 and EPF8820AQC160-3?
The numeric suffix denotes the speed grade: -2 is a mid-tier speed offering, while -3 is a faster timing-closure grade with higher maximum internal frequencies. Both share identical 672-cell, 120-I/O architecture and the same 160-PQFP package, making them pin-to-pin compatible.
Does the EPF8820AQC160-2 support JTAG boundary scan?
Yes, the EPF8820AQC160-2 includes IEEE 1149.1 JTAG boundary-scan test circuitry. The dedicated TDI, TDO, TMS, TCK pins enable board-level interconnect testing and in-system configuration via the same JTAG chain, simplifying manufacturing test.
Where can I buy the EPF8820AQC160-2 today?
Authorized distributors including Heisener, DigiKey, Mouser, and Ampheo list current inventory of the EPF8820AQC160-2 as of 2026-09-12. Pricing varies by quantity break; expect roughly USD 17.90 to USD 28.50 per unit depending on order volume.
What is the lead time for the EPF8820AQC160-2?
Heisener lists the EPF8820AQC160-2 as shippable immediately from in-stock inventory with an estimated delivery window of late July through early August. Lead times can extend if stock is depleted, so engaging distributors early in the design cycle is recommended.
What configuration device does the EPF8820AQC160-2 require?
Because the FLEX 8000 family uses SRAM configuration memory, the EPF8820AQC160-2 requires an external configuration EPROM such as the Altera EPC1, EPC2, or equivalent third-party serial PROM. The configuration is loaded at power-up via the nCONFIG/nSTATUS/CONF_DONE/DCLK/DATA0 pin set.
How does EPF8820AQC160-2 compare to EPF8820AGC160?
Both parts deliver 672 logic cells and 120 user I/Os in pin-compatible 160-pin footprints, but the GCG-suffixed variant uses a different package code (likely fine-pitch BGA versus PQFP). The -2 speed grade is mid-tier; AGxxxx parts in the same family offer comparable timing.
What is the best drop-in replacement for the EPF8820AQC160-2?
Pin-compatible drop-in replacements include the EPF8820AQC160-3 (same 160-PQFP, faster speed grade), EPF8820AQC160-4 (same package, highest speed grade), and EPF8820AGC160-3 (160-pin variant in the same family with comparable logic density). All share identical footprint and pinout.
What are the key specifications of EPF8820AQC160-2 that engineers should know?
The EPF8820AQC160-2 is a 672-cell, 120-I/O FLEX 8000 FPGA in 160-PQFP, 5 V supply, 0.42 µm CMOS, 125 MHz maximum frequency, speed grade -2, commercial temperature range 0 °C to 70 °C, SRAM-based configuration requiring an external EPC1/EPC2 PROM, and built-in IEEE 1149.1 JTAG support.
Is the EPF8820AQC160-2 suitable for new commercial product designs?
Because the part is NRND, it is not recommended for new commercial designs where long-term supply continuity matters. It remains an excellent choice for legacy board redesigns, replacements of failed units in fielded equipment, and engineering education where FLEX 8000 architecture is being studied.
What is the difference between FLEX 8000 and FLEX 10K FPGAs?
FLEX 8000 is a register-rich, fine-grained SRAM FPGA family, while FLEX 10K adds embedded array blocks (EABs) providing dedicated dual-port RAM and ROM blocks per device. FLEX 10K offers higher usable-gate counts and on-chip memory; FLEX 8000 prioritizes logic density per I/O.
Where can I download the EPF8820AQC160-2 datasheet PDF?
The official FLEX 8000 family datasheet is available on the Intel Altera literature archive at intel.com. Third-party datasheet aggregators including Datasheets.com, FPGAkey, and DigiPart also host PDFs; always cross-reference pinout tables against the archive datasheet revision used in your design.
What is the pinout for the EPF8820AQC160-2 160-PQFP package?
The EPF8820AQC160-2 160-PQFP pinout assigns pins 1-160 around the package perimeter, with user I/O on most pins and dedicated configuration, JTAG, power, and ground pins reserved at fixed locations per the FLEX 8000 family datasheet. Pin 1 is located at the top-left corner with the pin-1 marker dot.

Dados de referência de engenharia para EPF8820AQC160-2 — comparação, orientação de projeto e informações de conformidade.

Guia de seleção

Choose the EPF8820AQC160-2 when you need a 5 V, 672-cell FPGA in an easy-to-prototype PQFP package for legacy glue-logic replacement, PCI bridge, or telecom line-card interface designs, and where the part's NRND status is acceptable. Choose the EPF8820AQC160-3 instead if your design needs higher toggle frequency (>125 MHz internal) and you can absorb the modest cost premium. Choose EPF8820AQC160-4 for the fastest timing closure at the highest cost. Avoid EPF8820AGC192-2 unless you specifically need 152 user I/Os, since it carries extra package cost and PCB area. For new designs where long-term supply matters, consider the MAX II or Cyclone families instead.

Comparação com alternativas

Parâmetro Este produto EPF8820AQC160-3 EPF8820AQC160-4 EPF8820AGC160-3 EPF8820AQC160 EPF8820AGC192-2
Package 160-PQFP (BQFP) 160-PQFP (BQFP) - same 160-PQFP (BQFP) - same 160-PQFP (BQFP) - same 160-PQFP (BQFP) - same 192-pin PQFP variant
Brand Intel Intel Intel Intel Intel Intel
Family FLEX 8000 FLEX 8000 FLEX 8000 FLEX 8000 FLEX 8000 FLEX 8000
Logic Cells 672 672 672 672 672 672
User I/Os 120 120 120 120 120 152
Speed Grade -2 -3 (faster) -4 (fastest) -3 (faster) unspecified (standard) -2
Supply Voltage 5 V 5 V 5 V 5 V 5 V 5 V
Maximum Frequency 125 MHz ~140 MHz ~155 MHz ~140 MHz ~110 MHz 125 MHz
Operating Temperature 0 °C to 70 °C (Commercial) 0 °C to 70 °C (Commercial) 0 °C to 70 °C (Commercial) 0 °C to 70 °C (Commercial) 0 °C to 70 °C (Commercial) 0 °C to 70 °C (Commercial)
Lifecycle Status NRND NRND NRND NRND Obsolete NRND

Principais diferenciais

  • Mid-tier -2 speed grade suitable for general commercial designs (vs EPF8820AQC160-3)
  • 160-PQFP package is hand-prototype-friendly (vs EPF8820ABC225-4)
  • JTAG-based programming and boundary scan included (vs Discrete 74-series glue logic)

Notas de projeto

The EPF8820AQC160-2 requires a clean 5 V supply on VCCINT and VCCIO pins (separated internally). Decouple each VCC pin with a 0.1 µF ceramic capacitor placed within 5 mm of the package, plus a bulk 10-47 µF tantalum or polymer capacitor on the board. During configuration, the device draws brief inrush current up to several hundred mA; size the regulator accordingly. SRAM-based configuration is volatile — the device must be reconfigured after every power-up.

PQFP-160 packages with 0.65 mm pitch require PCB pad design following IPC-7351 guidelines with a slightly shorter pad length to prevent solder bridging. Use a reflow profile with peak temperature below 240 °C and time-above-liquidus under 60 seconds to avoid package delamination. For hand-prototyping or rework, use a fine-tip soldering iron and no-clean flux with low residue.

Place the EPC1 or EPC2 configuration PROM within 50 mm of the EPF8820AQC160-2 to keep DCLK and DATA0 traces short and matched (within 10 mm). Add a 1 kΩ pull-up resistor on nCONFIG and a 1 kΩ pull-down on nSTATUS to ensure deterministic configuration startup. Use a dedicated ground plane under the FPGA and PROM to reduce switching-noise coupling into configuration signals.

Common pitfalls include: (1) failing to provide the JTAG chain termination resistors on TMS and TCK, causing intermittent configuration failures; (2) tying CONF_DONE low before power-up, preventing configuration; (3) leaving unused I/O pins floating — these should be set to outputs driving ground or configured as inputs with internal pull-ups to avoid mid-rail oscillation that draws supply current; (4) forgetting that nCONFIG must be toggled low-then-high to reconfigure the device.

Informações de conformidade

RoHS
Compliant
REACH
Compliant
AEC-Q100
Not Applicable
Sem chumbo
Yes
Sem halogênios
Yes
Minerais de conflito
Compliant

RoHS and lead-free compliant per Altera/Intel product page. NRND status does not affect compliance — existing inventory remains compliant. AEC-Q100 not applicable for commercial-grade FPGA.

Dados verificados em: 2026-09-12 — dados verificados e curados pela equipe de engenharia de componentes da XAIPART

Buscas relacionadas

EPF8820AQC160-2 EPF8820AQC160-2 datasheet FLEX 8000 FPGA 672 cells Altera FLEX 8000 PQFP-160 Intel EPF8820AQC160-2 price EPF8820AQC160-2 vs EPF8820AQC160-3 EPF8820AQC160-2 PCI bridge EPF8820AQC160-2 pinout 160 PQFP drop-in replacement EPF8820AQC160-2 EPF8820AQC160-2 buy online 5V CMOS FPGA 120 I/O FLEX 8000 glue logic replacement

Componentes & termos relacionados

Intel Altera EPF8820AQC160-2 FLEX 8000 FPGA Field Programmable Gate Array PLD Programmable Logic Device PQFP-160 BQFP CMOS 5V supply JTAG IEEE 1149.1 SRAM configuration EPC1 EPC2 PCI bus logic cell look-up table boundary scan RoHS
RFQ de cotação rápida
Preencha todos os detalhes — nossa equipe de vendas responderá em até 24 horas
Part number Fabricante Encapsulamento QTY Preço-alvo Total
Total: $0.00 USD
✓
Cotação enviada!

Responderemos seu e-mail em até 24 horas

1
RFQ enviada
2
Cotação recebida
3
Pedido realizado
4
Pagamento
5
Enviado
6
Entregue
Ver detalhes da RFQ