АЦП/ЦАП
Товары (2518)
LTC2296CUP - Dual 14-Bit 25Msps Low Power ADC | Analog Devices
The Analog Devices LTC2296CUP is a dual 14-bit, 25 Msps low-power 3V analog-to-digital converter housed in a 64-pin QFN (9x9 mm) package. It integrates two independent 14-bit pipelined ADCs with a single 3V supply and consumes just 150 mW at full sampling rate, making it well suited for space- and power-constrained multi-channel systems. A pipelined ADC is a high-speed analog-to-digital converter architecture that processes the input sample in successive pipeline stages, achieving conversion rates of tens to hundreds of megasamples per second while maintaining 12- to 16-bit resolution. The pipelined approach places the LTC2296CUP in the broader hierarchy of successive-approximation (SAR) and pipelined ADCs, which sit under data-converter ICs, which in turn belong to the signal-chain and data-acquisition semiconductor categories. Key features include 74 dB SNR and 85 dB SFDR at 70 MHz input, 110 dB channel-to-channel isolation at 100 MHz, 1.5 V or 2 V selectable full-scale input range, and flexible multiplexed or separate data outputs. The part supports both single-ended and differential inputs and includes an internal reference. Typical applications include portable ultrasound imaging, basestation diversity receivers, communications transceivers, low-power instrumentation, and ATE (automatic test equipment) multichannel data acquisition. When designing with this device, ensure low-noise analog input routing, adequate bypass on AVDD/OVDD rails, and careful clock jitter control. The exposed pad must be soldered to a low-impedance ground plane for thermal and electrical performance. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.
LTC2297CUP - Dual 14-Bit 40Msps 3V ADC | Analog Devices
The Analog Devices LTC2297CUP is a dual 14-bit, 40 Msps, low-power 3V analog-to-digital converter (ADC) housed in a 64-pin QFN (9x9 mm) package with exposed pad. Each of the two integrated ADCs delivers 14-bit resolution at 40 Msps sampling rate from a single 3V analog supply, with separate analog inputs and digital outputs for simultaneous IF or baseband sampling. A pipelined ADC (analog-to-digital converter) is a multi-stage converter architecture that achieves high sampling rates at moderate resolution while preserving low power consumption; the LTC2297 family (LTC2296/2297/2298) operates at 25/40/65 Msps respectively. ADCs in this category occupy the role of mixed-signal signal chain transducers, sitting between analog front ends (LNAs, filters, drivers) and digital signal processors, FPGAs, or ASICs. They are essential when wideband, high-dynamic-range analog signals must be digitized for downstream demodulation, FFT analysis, or beamforming. Key features of the LTC2297 include 73.4 dB signal-to-noise ratio (SNR) at 5 MHz input, 85 dB spurious-free dynamic range (SFDR), and 75 dB channel-to-channel isolation. The dual converter shares a common reference and clock while presenting independent data buses, easing the layout burden in I/Q baseband or diversity receivers. Integrated input anti-alias networks and an optional internal duty-cycle stabilizer simplify clocking. Operating current is roughly 120 mW per channel at 40 Msps. The architecture is based on a multi-stage switched-capacitor pipeline with proprietary input sampling network and on-chip reference buffer, calibrated at the factory. Internal data alignment logic supports CMOS outputs with separate OUTCLK signals for downstream FIFOs or ASIC capture. Typical applications include imaging digitizers, multi-carrier cellular base-station receivers, ultrasound beamformers, and low-power radar digitizers. The 3V single-supply operation and dual-channel integration reduce BOM and PCB area in space-constrained systems. Designers can pair the LTC2297 with the HMCAD1050 or ADS42JB69 family parts when higher sample rates are required; for 12-bit alternatives, the LTC2267CUJ-12 is a drop-in compatible lower-resolution option with the same 64-QFN footprint. A 1ku list price starting at $42.68 reflects its industrial-grade positioning. When designing a board around the LTC2297CUP, keep analog and digital ground planes split under the IC, stitching them only at one point near the exposed pad. Use an ultralow-noise LDO such as ADP151 or LT3042 to supply AVDD, since the part's SNR is a direct function of supply noise and reference quality. Decouple each analog supply pin with a 10 uF ceramic in parallel with 0.1 uF placed within 5 mm of the pin. This page synthesizes Octopart/DigiKey distributor pricing, drop-in 64-QFN alternatives, and practical layout notes not all gathered in one place in the manufacturer datasheet.
LTC2297IUP - Dual 14-Bit 40Msps Low Power ADC | Analog Devices
The Analog Devices LTC2297IUP is a dual 14-bit, 40 Msps low-power 3V analog-to-digital converter (ADC) housed in a 64-pin QFN (9x9 mm) exposed-pad package. It integrates two matched 14-bit pipelined ADC channels, supports single 2.85V to 3.4V supply operation, and delivers 74 dB SNR plus 85 dB SFDR for input frequencies up to 70 MHz, making it well suited for digitizing wide-dynamic-range baseband and IF signals. A pipelined ADC is a high-speed sampling architecture that uses multiple low-resolution stages to convert an analog input into a digital code in successive clock cycles, achieving sample rates from a few Msps to over 100 Msps while keeping analog input bandwidth high. The LTC2297IUP belongs to the dual pipelined ADC category, which sits inside the broader data-converter IC family under the mixed-signal power management hierarchy. The integrated dual-channel topology halves board area, simplifies clock routing, and provides 110 dB channel isolation at 100 MHz, eliminating the need for two discrete ADC ICs in space-constrained designs. Key performance features include 235 mW total power dissipation at 40 Msps (lowering to 150 mW at 25 Msps), an optional duty-cycle stabilizer that relaxes clock-duty-cycle tolerance, and pin-selectable multiplexed or separate data-bus output modes. The LVDS-compatible or CMOS-adjustable output interface simplifies connection to FPGAs and DSPs. The 64-lead QFN exposed pad provides a thermal resistance of roughly 28 C/W, allowing continuous full-speed operation without a dedicated heatsink in typical 25C ambient designs. The LTC2297IUP uses a switched-capacitor front end optimized for single-ended or differential analog inputs, and internal reference circuitry supports an external 1.5V or 2.5V reference for full-scale range flexibility. Typical applications include cable-modem downstream receivers, cellular basestation IF digitizers, multi-channel data-acquisition cards, low-cost digital oscilloscopes, and broadband I/Q demodulation stages for software-defined radio platforms. When designing with this part, place the 0.1uF, 2.2uF, and 1uF ceramic bypass capacitors as close as possible to the analog supply pins (11 and 12) per the manufacturer reference design. The exposed pad must be soldered to a continuous ground plane for both electrical grounding and thermal dissipation. For dual-channel simultaneous sampling, route the analog inputs as matched-length differential pairs to preserve the 110 dB channel-isolation specification. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical PCB design notes not aggregated on any single manufacturer or distributor page.
LTC2298IUP - Dual 14-Bit 65Msps 3V ADC | Analog Devices
The Linear Technology/Analog Devices LTC2298IUP is a dual 14-bit, 65 Msps low-power 3V analog-to-digital converter (ADC) housed in a 64-pin QFN-EP (9x9 mm) exposed-pad package. It integrates two simultaneously-sampling pipelined ADC channels with 74.3 dB SNR and 90 dB spurious-free dynamic range (SFDR) at the Nyquist input frequency, making it suitable for demanding imaging and communications signal chains. The wideband front-end sample-and-hold accepts single-ended or differential inputs and supports AC performance at IF frequencies up to 70 MHz and beyond. A pipelined ADC is a multi-stage converter architecture that resolves an input sample in successive low-resolution sub-conversions, then digitally combines the partial results into the final high-resolution output word. This topology achieves a favorable trade-off between sample rate, resolution, and power, and it sits inside the broader analog-to-digital converter family, which in turn belongs to the data-converter category of mixed-signal integrated circuits. Pipelined ADCs dominate the >10 Msps, >10-bit performance tier, where successive-approximation (SAR) and delta-sigma ADCs cannot deliver the required throughput. Key features include fully differential input capability, an internal sample-and-hold, programmable input range, and a CMOS-compatible parallel data interface. The device operates from a single 3V analog supply (2.7V-3.4V range) with separate analog and digital supply pins that isolate the noise-sensitive front-end from the switching outputs. Low power consumption makes the LTC2298IUP well-suited to multi-channel systems where thermal density is a concern. Typical applications include medical imaging front-ends, multi-antenna software-defined radio (SDR) receivers, ultrasound beamforming, handheld test instrumentation, and industrial digitizers. The dual-channel integration lets system designers replace two discrete ADCs with one IC, shrinking PCB area and reducing bill-of-materials cost. Pipeline latency must be accounted for in closed-loop control applications; the LTC2298IUP is therefore preferred for open-loop data acquisition paths rather than tight servo loops. When designing with this part, provide a clean analog ground plane, place the decoupling capacitors as close as possible to the analog (AVDD) and digital (OVDD) supply pins, and expose the EP thermal pad with multiple thermal vias to the inner ground plane. The CMOS outputs generate fast edges that should be length-matched and series-terminated to limit reflections on the parallel data bus. As of 2026-10-13, the part remains in production, so lead time should be confirmed against current distributor stock.
LTC2299CUP - Dual 14-Bit 80Msps Low Power 3V ADC | Analog Devices
The Analog Devices LTC2299CUP is a dual 14-bit, 80Msps, low-power 3V analog-to-digital converter (ADC) housed in a 64-pin QFN (UP, 9x9 mm) package with exposed thermal pad. It integrates two matched 14-bit pipeline ADC cores, draws 444 mW total from a single 3V supply (range 2.7V to 3.4V), and delivers 73 dB SNR plus 90 dB SFDR at a 70 MHz input - performance levels reserved for high-end imaging and communications signal chains. A pipelined ADC is a successive-stage converter architecture in which coarse quantization, residue amplification, and fine quantization are pipelined across clocked analog stages. Each stage resolves a few bits and passes an amplified residue to the next, allowing conversion of one new sample per clock cycle at high sampling rates while keeping analog complexity per stage low. The dual 14-bit ADC category sits within the broader ADC taxonomy (flash -> pipelined -> successive-approximation -> sigma-delta), trading absolute single-shot latency for high sustained throughput - ideal for digitizing repetitive or continuous waveform content such as RF I/Q, ultrasound echo arrays, and baseband communications streams. Key features include 80Msps guaranteed sampling rate, a flexible input range to 2V P-P (1V P-P or 2V P-P selectable), 110 dB channel-to-channel isolation at 100 MHz, multiplexed or separate data bus modes, and an optional internal dither circuit for improved SFDR when input tones fall close to Nyquist. The 64-QFN (9x9) exposed-pad package achieves low thermal resistance suitable for sustained multi-MHz dual-channel acquisition without external heatsinking. Typical applications include cellular base-station receive paths, medical ultrasound imaging front ends, cable-headend QAM demodulation, broadband instrumentation, and radar IF sampling - any dual-channel system where 73 dB SNR and 90 dB SFDR at 70 MHz IF translate directly into usable dynamic range. When designing with this device, observe the recommended 0.1 uF plus 2.2 uF analog supply bypassing and place them within millimeters of the supply pins; failure to do so will degrade SFDR and channel isolation. The exposed pad must be soldered to a continuous ground plane to achieve the rated thermal and RF performance.
LTC2299IUP - Dual 14-Bit 80Msps 3V ADC | Analog Devices
The Analog Devices LTC2299IUP is a dual 14-bit, 80Msps low-power 3V analog-to-digital converter (ADC) housed in a 64-pin QFN (9 mm x 9 mm) package with exposed pad. It digitizes two simultaneous high-frequency channels with AC performance of 73 dB SNR and 90 dB SFDR, well beyond the Nyquist frequency, while drawing approximately 125 mW total power from a single 3V analog supply. The pipelined architecture provides 14 bits of resolution at sampling rates up to 80 Msps, and a separate digital output driver supply (OVDD) allows direct interface to 3V, 2.5V, 1.8V, or 1.5V logic families without external level shifting. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples a continuous-time analog waveform and converts each sample into a discrete digital code. Higher-order converters such as pipelined 14-bit parts sit at the high end of the performance spectrum, combining wide input bandwidth with high spurious-free dynamic range, and serve as the critical bridge between analog front ends (amplifiers, filters, mixers) and downstream DSP or FPGA-based processing. The LTC2299IUP belongs to the pipelined ADC sub-family, suitable for multi-carrier base stations, medical imaging receivers, and broadband data acquisition. Key features include 73 dB SNR and 90 dB SFDR at the 70 MHz input frequency with -1 dBFS amplitude, an input bandwidth greater than 575 MHz, optional internal dither for SFDR improvement, and a low 125 mW power dissipation. The package integrates a thermally efficient exposed pad (eP), and Pin 1 is identified by a top-side dot. The device supports industry-standard CMOS output modes and operates across an industrial temperature grade. The architecture uses two matched pipelined cores with shared reference and bias circuits. Each pipeline resolves 14 bits in successive 1.5-bit stages, with on-chip output error correction. An internal dither DAC can be enabled via a serial interface to randomize residual stage non-linearities and improve SFDR for repetitive input signals by up to 3 dB in narrowband undersampling applications. Typical applications include cellular basestation receivers, medical imaging (CT, ultrasound front-ends), cable head-end digitizers, spectrum analysis, and multi-channel data acquisition systems. The dual-channel integration reduces both board area and BOM cost in systems that sample I/Q baseband or two phased-array antennas. When designing with the LTC2299IUP, treat the exposed pad as the primary thermal path and the primary ground return. Use a low-inductance ground via array directly beneath the eP, separate analog and digital ground planes, and place the input coupling network as close to the analog input pins as possible to preserve the 575 MHz analog input bandwidth. This page consolidates distributor pricing, industrial-grade temperature range specifications, and drop-in alternatives into a single reference sourced from the manufacturer datasheet and current distributor listings.
LTC2309CF - 8-Ch 12-Bit SAR ADC I2C 20-TSSOP | Analog Devices
The Analog Devices LTC2309CF is a low-noise, low-power, 8-channel, 12-bit successive approximation register (SAR) analog-to-digital converter with an I2C-compatible serial interface, housed in a 20-pin TSSOP (CF) package. It features a fast 1.3 microsecond conversion time, 8 single-ended or 4 differential input channels, an integrated 2.5V internal reference, and a fully differential sample-and-hold circuit that suppresses common-mode noise. The device operates from a single 5V supply and supports an external reference option for higher-accuracy applications. A SAR ADC (successive-approximation-register analog-to-digital converter) is a class of ADC that performs a binary search through successive bit trials to converge on the input voltage, combining the compact form factor and low power of a sigma-delta with the speed and deterministic latency of a flash converter. SAR ADCs sit within the broader hierarchy of data converters (ADC -> data converter -> signal chain IC -> semiconductor), and are preferred when applications demand accurate, single-shot conversions of multi-channel analog inputs at moderate sample rates. Key features of the LTC2309CF include 73 dB SINAD and 73 dB common-mode rejection at the analog inputs, an I2C-compatible 2-wire serial interface with hardware-address pins that allow up to nine devices on one bus, an automatic channel sequencer, and a power-down mode that drops supply current to under 1 microampere between conversions. Internal calibration circuitry and an integrated 2.5V reference with low 10ppm/C drift ensure stable conversion accuracy across temperature. The 20-pin TSSOP package measures 6.5 mm x 4.4 mm x 1.0 mm, making it suitable for space-constrained industrial and instrumentation boards. The part carries the CF suffix, which denotes the 20-pin TSSOP package (the alternate LTC2309CUF denotes a 24-pin QFN package). Typical applications include industrial process control and multi-channel data acquisition, portable and battery-powered instrumentation, programmable logic controller (PLC) analog input modules, and medical instrumentation such as patient monitoring front-ends. The integrated sequencer and I2C interface keep microcontroller pin count and firmware overhead minimal. When designing with the LTC2309CF, ensure the input signal does not exceed the supply rails and add an external anti-aliasing RC filter on each analog input to limit out-of-band noise. The I2C address pins allow multi-slave addressing on a shared bus, and the power-down mode should be invoked during idle intervals to maximize battery life in portable designs.
LTC2309CUF - 8-Ch 12-Bit SAR ADC I2C | Analog Devices
The Analog Devices LTC2309CUF#PBF is a low-noise, low-power, 8-channel, 12-bit successive-approximation analog-to-digital converter (SAR ADC) with an I2C-compatible serial interface, housed in a 24-pin QFN (4x4 mm) package. It integrates a 2.5 V internal reference, a fully differential sample-and-hold amplifier, and an internal oscillator that achieves a fast 1.3 us conversion time while consuming only 1.5 mW at 14 ksps from a single 5 V supply. A SAR ADC (successive-approximation-register analog-to-digital converter) is a precision data-conversion architecture that performs a binary search across an internal capacitive DAC to resolve an input voltage in N clock cycles. SAR ADCs are widely used for multi-channel data-acquisition systems in industrial, instrumentation, and sensor-monitoring applications because they offer deterministic latency, no-pipeline-delay sampling, low-power operation, and excellent DC accuracy. The LTC2309CUF belongs to the broader ADC > data converter > mixed-signal IC category, serving as a precision analog front end that digitizes real-world signals for downstream microcontrollers, DSPs, and FPGAs. Key features include 8 single-ended input channels (or 4 differential pairs via the MUX), 73.4 dB SINAD, guaranteed no missing codes, an I2C-compatible 2-wire serial interface, automatic sleep mode that drops current to 35 uW between conversions, and an external reference option for systems requiring a custom full-scale range. The internal reference maintains low drift, and the input multiplexer supports both unipolar 0-5 V and bipolar ±5 V operating modes by configuring the COM pin as either ground or 2.5 V. The LTC2309CUF uses a charge-balancing switched-capacitor DAC architecture combined with an internal precision bandgap reference, achieving 12-bit DNL of ±0.5 LSB (typical) and INL of ±0.5 LSB. The differential sample-and-hold rejects common-mode noise from industrial environments, and the device supports both 0 V to 5 V unipolar and ±5 V bipolar input ranges, allowing direct connection to most industrial sensor outputs, strain-gauge bridges, and thermocouple signal-conditioning outputs without external signal conditioning. Typical applications include multi-sensor industrial monitoring, portable instrumentation, and embedded data-acquisition systems where compact PCB area and low power are essential. Engineers select this part when they need 8 channels of 12-bit precision in a tiny 4x4 mm QFN footprint, with simple I2C wiring to a host microcontroller, while keeping total system current below a few milliamps. When designing with this device, ensure the I2C address-select pin (ADR) is tied high or low (or left floating for the third address) to set one of three possible 7-bit slave addresses, avoiding conflicts on a shared I2C bus. Decouple VDD with a 10 uF tantalum in parallel with a 0.1 uF ceramic capacitor placed within 5 mm of the supply pin to keep digital switching noise out of the analog domain.
LTC2309IF - 12-Bit 8-Ch SAR ADC, I2C, 5V | Analog Devices
The Analog Devices LTC2309IF (industry -40C to +85C grade) is a low-noise, low-power, 8-channel, 12-bit successive-approximation analog-to-digital converter (ADC) with an I2C-compatible serial interface, internal reference, and fully differential sample-and-hold circuit, housed in a 20-lead TSSOP package. A SAR ADC is a successive-approximation-register analog-to-digital converter that performs bit-by-bit conversion using a binary search across an internal capacitive DAC; this architecture delivers deterministic latency, excellent DC accuracy, and very low power consumption compared to pipeline or delta-sigma ADCs. The LTC2309 belongs to the data-converter IC hierarchy: ADC -> successive-approximation ADC -> data acquisition IC -> mixed-signal semiconductor, and is intended for multi-channel sensor monitoring in space- and power-constrained embedded systems. Key headline specifications include 12-bit resolution, 8 single-ended or 4 differential analog input channels, 1.3 microsecond conversion time per channel using an internal oscillator, an integrated 2.5V reference (10 ppm/C typical drift), I2C-compatible two-wire serial interface with standard (100 kHz), fast (400 kHz), and high-speed (3.4 MHz) mode support, and 300 microampere typical supply current at 1 ksps throughput. An external reference can also be driven into the REFIN pin for ratiometric or shared-rail designs. Architecturally, the device combines an 8-to-1 input MUX, a low-charge-input SHA front end, a capacitive-charge-redistribution SAR core, and a 2.5V bandgap reference. The fully-differential topology rejects common-mode noise and supplies/wide, while the I2C interface supports two address-select pins (AD0, AD1) to place four LTC2309 devices on the same bus for up to 32 channels. Internal Burst and Nap modes plus the I2C power-down command keep average current well below the 300 microamp quiescent figure in duty-cycled applications. Typical use cases include multi-cell battery monitoring in portable instruments, 4-20 mA industrial sensor conditioning, isolated thermocouple / RTD digitizers, multiplexed data-acquisition front ends, and automotive cabin-temperature or HVAC sensor reading. Pin-for-pin compatible parts make it straightforward to migrate to higher-resolution devices when system SNR headroom becomes a limiting factor. When designing, place 1 microfarad ceramic bypass capacitors at REF and VDD, keep analog and digital grounds separated until they join under the ADC, and consider tying unused analog inputs to ground through 1 kilohm to minimize charge-injection crosstalk. This page synthesizes distributor stock, parametric alternatives, application circuits, and layout notes that are not assembled in the manufacturer datasheet.
LTC2312CTS8-12 - 12-Bit 500ksps SAR ADC, TSOT-23-8 | Analog Devices
The Analog Devices LTC2312CTS8-12 is a 12-bit, 500 ksps successive-approximation-register (SAR) analog-to-digital converter (ADC) supplied in a compact 8-pin TSOT-23 surface-mount package. Drawing only 3 mA from a single 3 V or 5 V supply, the part combines a high-speed SPI/QSPI/MICROWIRE-compatible serial interface with an integrated low-drift 2.5 V reference (20 ppm/°C max) and reference buffer to deliver a complete, high-performance, space-saving data-acquisition front end. A SAR ADC is a comparator-based converter that performs a binary search across an internal capacitive DAC to resolve the analog input in one conversion cycle per clock, sampling at the SCK edges. Compared with sigma-delta converters, SAR ADCs offer deterministic latency and faster throughput without requiring complex decimation filters; compared with pipeline ADCs, SAR ADCs typically trade peak sample rate for much lower power consumption at equivalent resolution. This positions the LTC2312CTS8-12 in the high-speed low-power data-acquisition niche, sitting between general-purpose microcontrollers with integrated ADCs and full industrial-grade sigma-delta front ends. Key features of the LTC2312-12 include ±0.5 LSB INL (max) for 12-bit linearity, a true no-latency sampling architecture, a 1.8 V to 5 V wide I/O logic interface for digital-host flexibility, an external REF pin for user-supplied references, and a hardware RESET/SYNC input for synchronized multi-ADC operation. The integrated reference buffer eliminates the external reference resistor network typical of older 12-bit SAR ADCs. Typical applications include portable instrumentation, battery-powered data loggers, multiplexed data-acquisition systems, motor-control feedback loops, industrial process control, isolated sensor front ends, and medical instrumentation such as patient monitors. The TSOT-23-8 footprint is particularly attractive for space-constrained designs requiring high channel density. When laying out the PCB, place the 1 µF decoupling capacitor as close as possible to the VDD pin and use a ground plane to minimize digital-noise coupling into the analog input. Keep digital SCK and SDO traces short and away from the analog input traces to preserve SNR. The integrated reference eliminates the external reference bypass requirement but the analog input still requires a low-impedance RC network for accurate sampling at 500 ksps. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.
LTC2312HTS8-12 - 12-Bit 500ksps Serial ADC | Analog Devices
The Analog Devices LTC2312HTS8-12 is a 12-bit, 500 ksps successive-approximation-register (SAR) analog-to-digital converter that operates from a single 3 V or 5 V supply and draws only 3 mA. Housed in a compact TSOT-23-8 package, it integrates a low-drift reference (20 ppm/°C maximum) and a reference buffer, providing a complete data-acquisition front end in a footprint that fits the smallest embedded designs. What is a SAR ADC? A successive-approximation-register analog-to-digital converter is a type of Nyquist-rate ADC that performs a binary search through internal capacitive DACs to converge on the input voltage one bit per clock. SAR ADCs are favored for low-power, moderate-speed, multi-channel precision applications because they offer deterministic latency, no pipeline delay, and excellent DC accuracy without the continuous comparator activity of sigma-delta converters. The LTC2312HTS8-12 delivers true 12-bit performance with no missing codes, an integrated temperature-compensated reference, and a high-speed SPI-compatible serial interface that simplifies isolated and distributed designs. Its wide input common-mode range (0 V to VDD or unipolar/bipolar operation with external circuitry) and small TSOT-23-8 footprint enable direct mounting next to sensors on compact PCBs. The automotive-grade H temperature suffix extends operation to +125C, making it suitable for harsh industrial and automotive environments. Architecturally, the device combines a precision SAR core, an internal 2.5 V reference with 20 ppm/°C maximum drift, a reference buffer capable of driving external loads, and a low-power serial interface. The integrated reference eliminates the need for an external precision reference, reducing BOM and board area while maintaining the noise and linearity performance required for precision sensing. Typical applications include industrial process control loops, automotive sensor digitization, battery monitoring systems, isolated data acquisition front-ends, multi-channel data loggers, and portable instrumentation. The wide operating temperature range and small footprint also suit wearable medical devices, IoT edge sensor nodes, and factory-automation I/O modules. When designing with this ADC, place the decoupling capacitor as close as possible to the VDD pin and keep the analog input traces short to minimize coupling. The serial interface allows direct connection to microcontrollers and FPGAs; consider adding a small RC filter on the analog input to limit broadband noise. Verify reference stability under all temperature conditions, since reference drift directly impacts ADC accuracy.
LTC2312HTS8-14 - 14-Bit 500ksps Serial SAR ADC | Analog Devices
The Analog Devices LTC2312HTS8-14 is a 14-bit, 500ksps, serial sampling successive-approximation-register (SAR) analog-to-digital converter housed in an 8-pin TSOT-23-8 surface-mount package. It draws only 3.2 mA from a single 3 V or 5 V supply and integrates a low-drift 20 ppm/°C reference and reference buffer, providing a compact, cost-effective high-performance data-acquisition solution. A SAR ADC is a successive-approximation-register analog-to-digital converter - a sub-class of data converters that uses a binary-search algorithm against an internal precision DAC to digitize an analog input in N clock cycles for an N-bit result. SAR ADCs sit inside the broader data-converter hierarchy (ADC -> data converter -> signal chain IC -> mixed-signal semiconductor). The LTC2312-14 belongs to the precision/low-power SAR family and is typically deployed where low latency, no pipeline delay, and small package footprint matter more than multi-MHz conversion rates. Key headline specifications include 14-bit resolution with no missing codes, 500 ksps sampling rate, ±1 LBS INL (typical), a true single-ended analog input range of 0 V to VREF or 2 × VREF depending on configuration, and SPI-compatible serial data output. The integrated 2.5 V or 4.096 V reference (depending on supply) eliminates external reference cost and board area, while the wide -40 °C to +125 °C automotive operating range enables harsh-environment deployment. The device uses a charge-redistribution SAR core with a switched-capacitor input structure, providing excellent DC accuracy and a wide analog input bandwidth that allows accurate sampling of fast transient signals without an external front-end buffer. The single 3 V/5 V supply and integrated reference also minimize external BOM count for space-constrained designs. Typical applications include automotive sensor interfaces (pressure, temperature, strain-gauge bridges), industrial 4-20 mA loop digitization, multi-channel data-acquisition systems, battery monitoring, motor control feedback, and portable instrumentation. The 8-pin TSOT-23 footprint is especially attractive for high-density PCBs. Design tip: route the analog input with a short, guarded trace and place a 1 nF to 10 nF ceramic bypass directly on the AIN pin; the LTC2312-14's switched-capacitor input structure draws charge transients at the sample instant that must be supplied locally to avoid gain error. This page synthesizes distributor pricing as of 2026-10-13, drop-in pin-compatible alternatives, and practical layout guidance not found in the manufacturer datasheet - giving engineers a one-stop reference for selecting the LTC2312HTS8-14 for precision low-power ADC applications.
LTC2313CTS8-14 - 14-Bit 2.5Msps Serial ADC | Analog Devices
The Analog Devices LTC2313CTS8-14 is a 14-bit, 2.5Msps serial sampling analog-to-digital converter (ADC) that draws only 5mA from a single 3V or 5V supply, housed in an 8-pin TSOT-23 (Thin Small Outline Transistor) package. It features an integrated low-drift reference (20ppm/°C maximum) and an internal reference buffer that together eliminate the need for external reference components, providing a compact, low-cost, high-performance solution for space-constrained designs. A successive-approximation-register (SAR) ADC is a precision data-converter architecture that performs one bit at a time using a binary search against the input signal. SAR ADCs sit in the broader signal-chain taxonomy of data converters (SAR -> ADC -> data converter -> mixed-signal IC), and they are favored for their deterministic latency, lack of pipeline delay, and excellent DC accuracy at moderate sampling rates. Key features include 2.5Msps guaranteed sampling rate, 14-bit resolution with no missing codes, an integrated reference with 20ppm/°C maximum drift, an integrated reference buffer, and a high-speed SPI-compatible serial interface. The single 3V/5V supply operation simplifies power-tree design, while the low 5mA supply current keeps thermal dissipation low in dense analog layouts. The architecture uses a charge-redistribution SAR core with an internal conversion clock, eliminating the need for an external high-frequency master clock. The integrated 2.5V reference and buffer maintain specified accuracy over the full -40°C to +85°C commercial temperature range. The serial data output (SCK, SDOUT, CNV) supports standard SPI/QSPITM-compatible controllers, simplifying FPGA/CPLD or microcontroller interface logic. Typical applications include portable instrumentation, battery-powered data acquisition systems, multiplexed data acquisition front ends, isolated industrial sensors, and optical networking modules. The TSOT-23-8 footprint and minimal external BOM make this part especially attractive where PCB area is at a premium. When designing with this device, place the 10µF decoupling capacitor as close as possible to the REFIN/REFH pin and the supply pin to minimize conversion noise. Although the part is rated for a single 3V/5V supply, the user must ensure that the digital I/O logic levels match the host MCU/FPGA to avoid signal-integrity issues at 2.5Msps. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.
LTC2313HTS8-12 - 12-Bit 2.5Msps Serial SAR ADC | Analog Devices
The Analog Devices LTC2313HTS8-12 is a 12-bit, 2.5Msps, serial sampling A/D converter that draws only 5 mA from a single 3 V or 5 V supply, housed in an 8-pin TSOT-23 package (TS8 suffix). It uses a successive-approximation-register (SAR) architecture with an integrated low-drift reference (20 ppm/°C maximum) and reference buffer, eliminating external reference components and shrinking the analog front-end footprint. An SAR ADC (Successive-Approximation Register analog-to-digital converter) is a high-accuracy, low-latency converter that compares the sampled input against a precision DAC one bit at a time. SAR ADCs occupy a tier of the converter family between sigma-delta (highest resolution, slowest) and flash (lowest resolution, fastest). They excel at multi-hundred-kHz to low-MHz throughput, making them the de-facto choice for industrial control, data acquisition, and motor-control monitoring where both speed and deterministic latency are required. Key features include 2.5 Msps sampling rate, 12-bit resolution, single 3 V / 5 V supply operation, an integrated reference and buffer, and a high-speed SPI-compatible serial interface. The TSOT-23-8 package occupies roughly 9 mm² of board area - approximately 80% smaller than a TSSOP-16 SAR ADC footprint - allowing dense multi-channel or portable designs. The LTC2313-12 architecture combines a charge-redistribution capacitive DAC, an internal 2.5 V bandgap reference, and a high-speed comparator to deliver low-noise 12-bit conversions. The reference buffer shields the conversion capacitors from external transient loads, preserving linearity (DNL/INL guaranteed in the datasheet) and minimizing the need for external decoupling. Typical applications include portable instrumentation, multi-channel data acquisition front-ends, optical-module monitoring, motor-control current sensing, and medical or industrial sensors requiring small PCB area. Designers also use it as a compact auxiliary ADC on SoC-based boards that need an extra analog channel. When designing with this device, provide 1 µF ceramic decoupling close to the VDD pin and keep the analog input traces short to preserve SNR at full throughput. When full 2.5 Msps is not required, lowering CNV frequency proportionally reduces current draw. This page synthesizes distributor live pricing, drop-in TSOT-23-8 alternates, and application guidance that go beyond the manufacturer datasheet.
LTC2313HTS8-14 - 14-bit 2.5Msps SAR ADC in TSOT-23-8 | Analog Devices
The Analog Devices LTC2313HTS8-14 is a 14-bit, 2.5 Msps, serial sampling successive-approximation (SAR) analog-to-digital converter that draws only 5 mA from a single 3 V or 5 V supply, housed in a compact 8-pin TSOT-23 (HTS8) package. The LTC2313HTS8-14 is the -40 °C to +125 °C automotive/industrial grade variant of the LTC2313-14 ADC family and is supplied in TSOT-23-8 (HTS8) with H-grade temperature screening; the converter includes an integrated low-drift (20 ppm/°C maximum) reference and reference buffer, eliminating the need for an external reference and saving both PCB area and BOM cost. A SAR ADC is a successive-approximation-register analog-to-digital converter - a type of ADC that uses a binary-search algorithm against an internal precision DAC to resolve each conversion in N clock cycles, combining low latency with excellent DC accuracy. SAR ADCs sit in the precision-data-acquisition tier of the converter hierarchy: SAR -> ADC -> data converter -> signal chain IC -> semiconductor. They offer no pipeline delay, deterministic sampling, and high dc accuracy, but at sample rates lower than pipeline ADCs. The key features of the LTC2313HTS8-14 include guaranteed 14-bit no-missing-codes performance, a high-speed SPI-compatible serial interface that natively supports 1.8 V, 2.5 V, 3 V and 5 V logic, true single-supply operation from 3 V to 5 V (5 V typical), and a wide -40 °C to +125 °C operating range (H-grade). The device achieves 2.5 Msps throughput with no cycle latency, making it suitable for multiplexed or single-channel high-speed acquisition. Its integrated reference buffer eliminates the need for external decoupling on the REFCOMP pin, simplifying layout. At the architectural level, the LTC2313HTS8-14 uses a charge-redistribution SAR core with an internally compensated reference buffer. The internal reference is trimmed to 2.5 V nominal with 20 ppm/°C maximum drift, providing ±0.2 % initial accuracy across temperature. The SAR core delivers one conversion per 16 SCK cycles (14 bit plus two dummy bits), and the SCK is independent of the sampling clock, allowing easy interface to MCUs, FPGAs, or DSPs running at any serial clock rate up to ~50 MHz. Typical applications include industrial process control and instrumentation, automotive sensor acquisition (H-grade makes this part ideal for under-hood and chassis systems), medical monitoring and diagnostics, multi-channel data-acquisition systems, battery-powered portable instruments, and loop-powered 4-20 mA sensor transmitters. In each of these, the LTC2313HTS8-14's small footprint, low 5 mA supply current, and wide temperature range make it an attractive precision ADC choice. When designing with this part, place 10 µF ceramic bypass capacitors on VDD and REFCOMP as close to the pins as possible; use a low-impedance ground return for the GND pin; and route the analog inputs (IN+, IN-) as a differential pair with a common-mode bypass cap. The integrated reference eliminates external reference selection headaches but reduces flexibility compared to ADCs with an external reference input. This page synthesizes ADI datasheet figures, distributor pricing as of 2026-10-13, drop-in and pin-compatible alternatives within the SAR ADC family, and practical design guidance not duplicated in the manufacturer datasheet.
LTC2313ITS8-12 - 12-Bit 2.5Msps SAR ADC | Analog Devices
The Analog Devices LTC2313ITS8-12 is a 12-bit, 2.5Msps serial sampling successive approximation register (SAR) analog-to-digital converter that draws only 5 mA from a single 3 V or 5 V supply and is housed in a compact 8-pin TSOT-23 package. A SAR ADC (Successive Approximation Register Analog-to-Digital Converter) is a type of Nyquist-rate data converter that uses a binary search algorithm against an internal DAC to digitize an analog input in N conversion cycles, where N is the resolution in bits. SAR ADCs occupy the middle tier of the ADC taxonomy - faster than integrating/dual-slope ADCs but slower than pipeline ADCs - and are prized for their zero-latency single-shot conversion, low power consumption, and excellent DC accuracy, which together make them the dominant architecture for industrial process control, instrumentation, and multi-channel multiplexed data-acquisition systems. Key specifications of the LTC2313ITS8-12 include 12-bit resolution, 2.5 Msps sampling rate, 5 mA typical supply current at 3 V, an integrated low-drift (20 ppm/°C maximum) reference and reference buffer, and a high-speed SPI-compatible serial interface. The wide supply range of 2.7 V to 5.5 V simplifies power-tree design across 3.3 V and 5 V analog rails, while the tiny TSOT-23-8 footprint enables placement adjacent to sensors or multiplexers without long analog traces. At the architectural level, the device pairs an internal capacitive charge-redistribution DAC with a precision on-chip bandgap reference, eliminating the need for an external reference in cost-sensitive applications. The integrated reference buffer presents a low-impedance source to the DAC during each bit trial, preserving linearity at the 2.5 Msps conversion rate. Latency is exactly one conversion cycle, which is essential for multiplexed systems that must capture synchronous events. Typical applications include portable and battery-powered instrumentation, multiplexed data-acquisition front-ends, industrial process control loops, optical module monitoring, and low-cost general-purpose analog monitoring. The combination of small package and integrated reference suits high-channel-count PCBs where board area and BOM count are critical. When designing with this part, observe the manufacturer datasheet's guidance on input drive amplifier bandwidth (settling time must be <160 ns at 2.5 Msps), reference decoupling, and PCB layout for the exposed thermal pad. A 1 µF X7R bypass capacitor placed within 3 mm of the REF pin is recommended to absorb reference transient currents. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.
LTC2314CTS8-14 - 14-Bit 4.5Msps SAR ADC | Analog Devices
The Analog Devices LTC2314CTS8-14 is a 14-bit, 4.5Msps, serial sampling successive approximation register (SAR) analog-to-digital converter that draws only 6.2 mA from a wide-range analog supply adjustable from 2.7V to 5.25V, housed in a compact 8-pin TSOT-23 package. A SAR ADC is a type of analog-to-digital converter that uses a binary search algorithm through an internal capacitive DAC to converge on the input voltage in one conversion cycle per output bit. SAR ADCs offer an excellent trade-off between speed, resolution, and power consumption, making them the converter of choice for multiplexed data acquisition, motor control feedback, and instrumentation front-ends where deterministic latency and single-shot accuracy are required. The LTC2314-14 family represents the high-speed, low-power tier of this architecture, with sample rates in the multi-Msps range and current draws measured in single-digit milliamps. Key features of the LTC2314CTS8-14 include an integrated bandgap reference and reference buffer delivering 20 ppm/°C maximum drift, an SPI-compatible serial interface supporting 1.8V/2.5V/3V/5V logic levels, and dedicated nap and sleep modes for additional system-level power optimization. The wide 2.7V to 5.25V analog supply range allows the converter to be powered directly from common 3.3V or 5V rails without an additional LDO, simplifying BOM count and PCB area. Technically, the device combines a high-impedance differential input structure with internal clock generation, eliminating the need for an external ADC clock in most applications. Its low aperture jitter and 14-bit no-missing-codes performance make it well suited for precision measurement loops. The integrated reference buffer drives the internal DAC directly, which preserves INL/DNL performance across the full sample-rate range. Typical applications include multiplexed data acquisition systems, high-speed isolated voltage monitoring, optical module photodiode readout, and portable medical instrumentation. The TSOT-23-8 footprint enables placement adjacent to sensors, minimizing analog trace length and noise pickup. When designing with this part, bypass the analog and reference pins with 10 µF and 0.1 µF ceramic capacitors placed as close to the IC as possible, and route the serial clock (SCK) and chip select (CS) away from analog inputs to preserve SNR. According to Analog Devices datasheet 231414fa, the device achieves specified INL/DNL only when the analog supply is decoupled with the recommended capacitor network. This page synthesizes distributor pricing from DigiKey and Mouser, drop-in pin-compatible alternatives from the same SAR ADC family, and practical PCB design guidance that is not consolidated in the manufacturer datasheet.
LTC2314HTS8-14 - 14-bit 4.5Msps Serial SAR ADC | Analog Devices
The Analog Devices LTC2314HTS8-14 is a 14-bit, 4.5Msps, single-channel serial sampling successive-approximation-register (SAR) analog-to-digital converter housed in an 8-pin TSOT-23 package. It operates from a single 2.7V to 5.25V analog supply, draws only 6.2 mA during conversion, and integrates a low-noise bandgap reference plus reference buffer with a 20 ppm/°C maximum temperature drift. A SAR ADC is a type of data converter that uses a binary-search algorithm against an internal capacitive array, producing a deterministic single-shot conversion with no latency and strong transient behaviour. SAR ADCs are widely preferred for multiplexed-channel, motor-control, and precision-instrumentation applications because they offer true 14-bit no-missing-code performance, simple serial LVDS-like SCK/MISO interfacing, and intrinsic immunity to pipeline latency. The LTC2314HTS8-14 belongs to the broader category of analog-to-digital converters (ADCs), which sit between the analog front end (sensors, amplifiers, filters) and the digital processor, forming the data-acquisition bridge of any mixed-signal system. Key differentiating specifications include 4.5 Msps throughput, an integrated 2.048 V (or externally overridable) low-drift reference, 14-bit guaranteed no-missing-code linearity, and a wide -40°C to +125°C automotive (H-grade) operating temperature range. The wide analog supply range (2.7V to 5.25V) permits direct connection to 3.3V or 5V system rails without level shifters. The TSOT-23-8 footprint occupies only 2.9 mm × 2.8 mm of PCB area, making the part suitable for high-density data-acquisition boards. The device employs a charge-redistribution SAR core driven by an internal oscillator, with a 3-wire SPI-compatible serial interface (SCK, SDO, CNV) that can be daisy-chained across multiple devices. Conversion latency is one CNV rising edge, and digital power consumption scales linearly with sample rate, enabling energy-proportional acquisition. The architecture delivers true 14-bit DC performance with low integral nonlinearity and low noise at full speed, supporting both high-speed multiplexed and high-precision single-channel designs. Typical applications include multiplexed data-acquisition systems, automotive sensor interfaces (strain-switches, thermocouples, RTDs), motor control current and position loops, portable and battery-powered instrumentation, and process-control front ends. The integrated reference reduces external BOM while the small footprint enables compact analog modules. When designing with the LTC2314HTS8-14, place the 10 µF input bypass capacitor within 5 mm of the VDD pin and route the SCK, SDO, and GND traces as short as possible to minimize digital coupling. Because the part uses an internal oscillator, the SCK frequency tracks the conversion rate; if the host cannot keep up, the part enters a self-clocked mode and the conversion completes automatically. This page consolidates distributor stock, drop-in equivalents from the LTC231x/LTC23xx family, and design notes drawn from the Analog Devices datasheet, presenting a self-contained selection reference unavailable from any single distributor product page.
LTC2315CTS8-12 - 12-Bit 5Msps Serial SAR ADC, TSOT-23-8 | ADI
The Analog Devices LTC2315CTS8-12 is a 12-bit, 5Msps, serial sampling SAR analog-to-digital converter that draws only 6.4 mA from a single wide-range analog supply adjustable from 2.7 V to 5.25 V, housed in an 8-pin TSOT-23 package. It integrates an internal bandgap reference with 20 ppm/°C maximum drift and an integrated reference buffer, eliminating external reference components and shrinking PCB area. The LTC2315-12 achieves 72.6 dB SINAD and -84 dB THD at the Nyquist frequency, making it well suited to compact, low-power, high-speed instrumentation. What is a SAR ADC? A successive-approximation-register analog-to-digital converter (SAR ADC) samples an analog input and converts it to a digital code through a binary-search algorithm performed by a precision DAC, comparator, and successive-approximation register. SAR ADCs sit within the broader ADC hierarchy: ADC -> Nyquist-rate ADC -> SAR ADC -> data converter IC -> signal chain semiconductor. They are favored for their deterministic latency, lack of pipeline delay, low power consumption, and excellent DC accuracy at moderate to high sampling rates up to several MSPS. The LTC2315-12 features a high-speed SPI-compatible serial interface that supports 1.8 V, 2.5 V, 3 V, and 5 V logic, enabling direct connection to low-voltage FPGAs, microcontrollers, and DSPs without level shifters. Both nap and sleep power-down modes further reduce system power between conversions. Its sample-rate-to-power ratio makes the part ideal for compact battery-powered and high-speed acquisition systems where the analog front end must not dominate the power budget. Architecture is built around a charge-redistribution capacitive DAC core with internal sample-and-hold, an on-chip 2.5 V bandgap reference buffered through a low-noise amplifier, and a flexible SCK/MOSI/MISO-compatible serial port that supports daisy-chaining. The wide supply range lets the part ride directly off a 3.3 V or 5 V analog rail, simplifying power-tree design in mixed-signal boards. Typical applications include portable instrumentation, multiplexed data acquisition, industrial process control, optical networking monitoring loops, and high-speed sensor signal conditioning. The TSOT-23-8 footprint supports space-constrained designs such as handheld oscilloscope probes, motor control feedback paths, and medical patient-monitoring front ends. When designing with this ADC, place the supply decoupling capacitors (typically 10 µF tantalum in parallel with 0.1 µF ceramic) within 5 mm of the OVDD and AVDD pins to maintain noise-free reference voltage. Drive REFIN low only when the internal reference is used; otherwise apply an external low-noise reference for highest DC accuracy. This page synthesizes distributor pricing, drop-in alternative listings, and practical design notes not found in the manufacturer datasheet, giving engineers a faster path from part selection to prototype.
LTC2315HTS8-12 - 12-Bit 5Msps SAR ADC in TSOT-23 | Analog Devices
The Analog Devices LTC2315HTS8-12 is a 12-bit, 5 Msps, serial sampling successive-approximation-register (SAR) analog-to-digital converter that consumes only 6.4 mA from a 2.7 V to 5.25 V analog supply, packaged in a compact 8-pin TSOT-23 (SOT-23-8). It integrates a precision bandgap reference and a high-performance reference buffer to deliver a low-cost, space-saving data acquisition solution with a maximum 20 ppm/°C reference drift. A SAR ADC (Successive Approximation Register Analog-to-Digital Converter) is a type of data converter that uses a binary search algorithm through an internal capacitive DAC to digitize an analog input one bit at a time per clock cycle. SAR ADCs sit within the broader ADC family -> data converters -> mixed-signal ICs -> signal chain ICs -> semiconductors, and are valued for their deterministic latency, low power, and excellent DC accuracy at moderate sampling rates. Key performance attributes include 72.6 dB SINAD and -84 dB THD, a wide-input true-sampling front end that eliminates the need for an external buffer amplifier, and nap/sleep power-down modes that cut supply current during idle intervals. The device also features a high-speed SPI-compatible serial interface that natively supports 1.8 V, 2.5 V, 3 V, and 5 V logic levels, allowing direct connection to modern microcontrollers, DSPs, and FPGAs without level shifters. The LTC2315-12 uses a charge-redistribution SAR architecture with a proprietary input structure that achieves both single-ended unipolar and true-differential sampling modes. The integrated reference buffer sources and sinks transient current demanded by the internal DAC, maintaining a stable reference voltage during bit trials and minimizing conversion-to-conversion variation. This architecture delivers consistent AC and DC performance across the full 2.7 V to 5.25 V supply range, making it tolerant of unregulated rails in battery-powered designs. Typical applications include high-speed data acquisition front ends, industrial process control loops, motor control position feedback, portable and battery-powered instrumentation, optical networking signal monitoring, and medical imaging front-end digitizers. The wide analog supply range allows direct connection to 3.3 V or 5 V system rails, while the 1.8 V-compatible digital interface simplifies integration with low-voltage controllers. When designing with the LTC2315HTS8-12, place the 10 µF bypass capacitor directly on the VDD pin and use a short, low-inductance ground return to keep reference noise from coupling into the analog input. The internal reference is sufficient for most applications, but designers seeking the lowest drift can overdrive REFIN with an external low-noise reference such as the LT6656. This page synthesizes distributor pricing, drop-in ADC alternatives, and practical PCB-level design notes that complement - but do not replace - the manufacturer datasheet.
LTC2320CUKG-16 - 16-Bit Octal 1.5Msps/Ch SAR ADC | Analog Devices
The Analog Devices LTC2320CUKG-16 is a low-noise, high-speed octal 16-bit successive approximation register (SAR) analog-to-digital converter with eight differential input channels capable of simultaneous sampling at 1.5 Msps per channel, housed in a 52-pin QFN (7x8 mm) package. The device operates from a single 3.3V or 5V supply, supports an 8 V_P-P differential input range, and achieves ±2 LSB INL (typical), no missing codes at 16 bits, and 82 dB SNR. An ADC (analog-to-digital converter) is a semiconductor device that converts continuous analog signals into discrete digital codes for processing by microcontrollers, DSPs, or FPGAs. Within the broader data-converter hierarchy, the LTC2320CUKG-16 belongs to the SAR ADC family, which excels at high-speed multi-channel acquisition with deterministic latency and low power consumption compared to delta-sigma or pipeline architectures. The octal simultaneous-sampling topology makes it especially well suited to multi-axis systems where phase alignment between channels is critical. Key features include an on-board low-drift (20 ppm/°C max) 2.048V or 4.096V temperature-compensated internal reference, wide input common-mode range for high CMRR, an SPI-compatible serial interface for data readback and configuration, and single-supply operation that simplifies system power design. The combination of 1.5 Msps/ch throughput and 16-bit resolution enables high-fidelity digitization of fast transient signals while preserving DC accuracy. Architecturally, each of the eight channels employs an independent capacitive SAR core with dedicated track-and-hold, sharing a common precision reference and clock distribution network. The internal reference eliminates the need for an external ADR4xx device, reducing BOM cost and PCB area. The simultaneous-sampling architecture preserves inter-channel phase relationships, which is essential for beamforming, power-converter phase control, and vibration analysis. Typical applications include multichannel data acquisition systems, phased-array sonar and radar digitizers, three-phase power-line monitoring, medical imaging front ends, and industrial vibration analysis. The differential inputs and high CMRR also suit motor-control feedback loops where switching noise must be rejected. When designing with this part, ensure that the 52-pin QFN exposed pad is soldered to a sufficient ground plane for thermal dissipation, and place the input RC networks close to each analog input pin to preserve AC performance. Decouple AVDD and DVDD separately with 10 µF and 0.1 µF ceramic capacitors placed as close as possible to the supply pins. This page synthesizes distributor pricing, same-brand drop-in alternatives, and practical design notes not found in the manufacturer datasheet, giving engineers a single concise reference for evaluation and procurement.
LTC2321CUFD-12 - Dual 12-Bit+Sign 2Msps SAR ADC | ADI
The Analog Devices LTC2321CUFD-12 is a low-noise, high-speed dual 12-bit + sign successive approximation register (SAR) analog-to-digital converter (ADC) with two differential inputs and a wide input common-mode range, offered in a 28-lead QFN (4 mm x 5 mm) package. Operating from a single 3.3 V or 5 V supply, the part accepts an 8 Vp-p differential input swing, supporting direct interface with high-voltage signals without front-end signal conditioning. The two simultaneously sampling channels each deliver up to 2 Msps throughput, making the part a true dual-channel simultaneous-sampling SAR ADC. A successive-approximation-register (SAR) ADC is a precision converter architecture that performs a binary search on the analog input each conversion cycle, converting in a single clock step per bit (N+1 clocks for an N-bit result). Compared with sigma-delta and pipeline architectures, SAR converters offer deterministic latency, excellent DC linearity, low power consumption, and no pipeline delay, which makes them the preferred topology for multiplexed data acquisition, control loops, and multi-phase power monitoring where time-domain accuracy matters as much as raw sample rate. The LTC2321-12 family integrates a precision internal reference and reference buffer, two high-bandwidth differential track-and-hold front ends, and a flexible CMOS/ LVDS-compatible serial LVDS interface. The differential inputs accept rail-to-rail common-mode swings, allowing the ADC to digitize signals riding on a wide range of DC bias points. An external reference option is also supported. The wide common-mode range eliminates the need for level-shifting op-amps ahead of the ADC in many industrial and instrumentation designs. Designed for low noise and high dynamic performance, the LTC2321CUFD-12 targets demanding applications such as industrial process control, multi-phase motor current sensing, high-speed data acquisition systems, medical imaging front ends, and ATE (automatic test equipment) signal capture. The dual simultaneous-sampling channels are particularly valuable in three-phase power monitoring, where two phase currents must be sampled at the exact same instant to compute instantaneous power without phase-skew error. When designing with this ADC, place the analog input RC network as close as possible to the IN+ / IN- pins to minimize charge kickback, and follow the manufacturer's recommended reference decoupling scheme. Use a low-jitter LVDS clock source for the conversion clock to avoid degrading SNR. The internal reference settles in a few milliseconds after power-up - allow adequate wake-up time before triggering conversions.
LTC2321CUFD-16 - 16-Bit 2Msps Dual SAR ADC | Analog Devices
The Analog Devices LTC2321CUFD-16#PBF is a low-noise, high-speed dual 16-bit successive approximation register (SAR) analog-to-digital converter with differential inputs and wide input common-mode range, housed in a 28-pin QFN (4x5 mm) package. It operates from a single 3.3V or 5V supply and supports an 8VP-P differential input range, delivering up to 2 Msps per channel. The converter achieves ±4 LSB INL typical, no missing codes at 16 bits, and 81 dB SNR. An SAR ADC is a successive approximation register analog-to-digital converter, a type of data converter that resolves a sampled analog input one bit at a time using a binary-search process. SAR ADCs sit inside the broader ADC category (alongside pipelined, delta-sigma, and flash architectures) within the data-converter product family, which itself falls under signal chain ICs in power management and signal management ICs. The dual-channel SAR topology makes the LTC2321CUFD-16 well suited to applications that demand low latency, deterministic sampling, and excellent DC accuracy without the cycle-latency tradeoffs of delta-sigma converters. Key features include an on-board low-drift 2.048 V or 4.096 V temperature-compensated internal reference (20 ppm/°C max), true-differential inputs with very low crosstalk, wide common-mode input range, and CMOS/serial LVDS interface options. The internal reference removes an external component and simplifies BOM, while the 8VP-P true-differential input range allows direct connection to ±10V-class signals when scaled through a front-end attenuator. The 28-QFN (4x5) package enables compact multi-board layouts where channel density matters. Typical applications include industrial process control and instrumentation, multichannel data acquisition systems, medical imaging front-ends, automated test equipment (ATE), and motor control feedback loops. The dual-channel architecture reduces board area when sampling multiple sensors, while the 2 Msps rate supports encoder feedback and vibration monitoring. When designing with this device, allocate adequate layout area for the exposed pad thermal connection and place the internal reference bypass capacitor close to the REF pin. Verify the supply decoupling network meets the datasheet requirement of a low-ESR 10 µF plus 0.1 µF ceramic combination on AVDD/DVDD to avoid degraded SNR.
LTC2321HUFD-12 - Dual 12-Bit+Sign SAR ADC | Analog Devices
The Analog Devices LTC2321HUFD-12 is a low-noise, high-speed dual 12-bit plus sign successive approximation register (SAR) analog-to-digital converter with differential inputs and a wide input common-mode range, operating from a single 3.3V or 5V supply, delivered in a 28-pin QFN (4x5) package with exposed pad. The device supports an 8VP-P differential input range, dual simultaneous sampling channels, and 2 Msps throughput per channel. A successive approximation register (SAR) ADC is a converter architecture that resolves the analog input one bit per internal clock cycle using a binary search through a capacitive DAC network. SAR ADCs are valued for their deterministic latency, lack of pipeline delay, and excellent DC accuracy, sitting in the converter family alongside flash, pipeline, and sigma-delta ADCs as the preferred choice for multiplexed data acquisition, industrial control loops, and motor control where deterministic per-sample timing matters. Key features of the LTC2321HUFD-12 include 2 Msps per channel simultaneous sampling, 12-bit plus sign resolution (effectively 13-bit dynamic range on bipolar inputs), differential inputs supporting 8VP-P true bipolar swings, internal 20ppm/1.4V reference, and a serial SPI/LVDS interface for digital output. The wide input common-mode range simplifies front-end signal conditioning when digitizing signals riding on top of varying DC offsets. Technically, the LTC2321-12 family uses a charge-redistribution capacitive DAC core with on-chip reference buffer, achieving low aperture jitter and high SNR across the input common-mode range. Internal dithering and a high-speed comparator ratio mask integral non-linearity (INL), which is essential when digitizing small signals where DNL-induced missing codes would distort measurements. Typical applications include motor control phase current sensing, multi-channel data acquisition systems, industrial process control, optical networking receivers, and instrumentation front-ends. The dual synchronous sampling makes it ideal for three-phase power conversion where two phase currents must be captured at exactly the same instant. Design consideration: provide a clean low-impedance analog ground plane, place the input RC anti-alias network within 5 mm of each input pin, and bypass VDD with a 10 uF ceramic plus 0.1 uF decoupling pair to keep digital switching transients out of the analog front-end. This page synthesizes distributor pricing, parametric alternatives, and practical design notes drawn from the Analog Devices LTC2321 datasheet family, distilled into a single reference for engineers evaluating a dual-channel 2 Msps SAR ADC for precision measurement applications.